

## NUMBERSYSTEMS

### 2.1Introduction

- There are several kinds of data such as, numeric, text, date, graphics, image, audio and video that need to be processed by a computer. The text data usually consist of standard alphabetic, numeric, and special characters.
- The graphics data consist of still pictures such as drawings and photographs. Any type of sound, including music and voice, is considered as audio data. Video data consist of motion pictures.
- The data has to be converted into a format that the computer understands. Data can be classified into two forms, analog data and digital data. Analog data can have any value within a defined range and it is continuous.
- Sound waves, telephone signals, temperatures and all other signals that are not broken into bits are examples of analog data. Digital data can be represented by a series of binary numbers and it is discrete.

The Arithmetic and Logic Unit (ALU) of the computer performs arithmetic and logical operations on data.

Computer arithmetic is commonly performed on two different types of numbers, integer and floating point. As the hardware required for arithmetic is much simpler for integers than floating point numbers, these two types have entirely different representations.

An integer is a whole number and the floating-point number has a fractional part. To understand about how computers store data in the memory and how they handle them, one must know about bits and bytes and the number systems.

Bits and bytes are common computer jargons. Both the main memory (Random Access Memory or RAM) and the hard disk capacities are measured in terms of bytes.

The hard disk and memory capacity of a computer and other specifications are described in terms of bits and bytes. For instance, a computer may be described as having a 32-bit Pentium processor with 128 Megabytes of RAM and hard disk capacity of 40 Gigabytes.

### Bits and Bytes

A numbering system is a way of representing numbers. The most commonly used numbering system is the decimal system. Computer systems can perform computations and transmit data thousands of times faster in binary form than they can use decimal representations. It is important for everyone studying computer to know how the binary system and hexadecimals system work.

A bit is small piece of data that is derived from the words “binary digit”. Bits have only two possible values, 0 and 1. A binary number contains a sequence of 0s and 1s like 10111. A collection of

8 bits is called a byte. With 8 bits in a byte, we can represent 256 values ranging from 0 to 255 as shown below:

$$0 = 0000\ 0000$$

$$1 = 0000\ 0001$$

$$2 = 0000\ 0010$$

$$3 = 0000\ 0011$$

.....

.....

.....

$$254 = 1111110$$

$$255 = 1111111$$

Bytes are used to represent characters in a text. Different types of coding schemes are used to represent the character set and numbers. The most commonly used coding scheme is the American Standard Code for Information Interchange (ASCII). Each binary value between 0 and 127 is used to represent a specific character. The ASCII value for a blank character (blank space) is 32 and the ASCII value of numeric 0 is 48. The range of ASCII values for lower case alphabets is from 97 to 122 and the range of ASCII values for the uppercase alphabets is 65 to 90.

Computer memory is normally represented in terms of Kilobytes or Megabytes.

In metric system, one Kilo represents 1000, that is,

$10^3$ . In binary system, one Kilobyte represents 1024 bytes, that is,

$2^{10}$ . The following table shows the representation of various memory sizes.

Name	Abbreviation	Size (Bytes)
Kilo	K	$2^{10}^*$
Mega	M	$2^{20}$
Giga	G	$2^{30}$
Tera	T	$2^{40}$
Peta	P	$2^{50}$
aZetta	E	$2^{60}$
Yotta	Z	$2^{70}$
	Y	$2^{80}$

\* Read as 2 power 10.

In a 2 GB (Gigabytes) storage device (hard disk), totally 21,47,483,648 bytes can be stored. Nowadays, databases having size in Terabytes are reported; Zetta and Yotta sized databases are yet to come.

### 2.3 Decimal Number System

In our daily life, we use a system based on digit to represent numbers. This system that uses the decimal numbers or digits symbols 0 to 9 is called as the decimal number system. This system is said to have a base, or radix, often. Sequence of digit symbols are used to represent numbers greater than 9. When a number is written as a sequence of decimal digits, its value can be interpreted using the positional value of each digit in the number. The positional number system is a system of writing numbers where the value of a digit depends not only on the digit, but also on its placement within a number. In the positional number system, each decimal digit is weighted relative to its position in the number. This means that each digit in the number is multiplied by ten raised to a power

corresponding to that digit's position. Thus the value of the decimal sequence 948 is:

$$948_{10} = 9 \times 10^2 + 4 \times 10^1 + 8 \times 10^0$$

Fractional values are represented in the same manner, but the exponents are negative for digits on the right side of the decimal point. Thus the value of the fractional decimal sequence 948.23 is:

$$948.23_{10} = 9 \times 10^2 + 4 \times 10^1 + 8 \times 10^0 + 2 \times 10^{-1} + 3 \times 10^{-2}$$

In general, for the decimal representation of

$$X = \{....xxx.x \quad 2 \ 1 \ 0 \quad -1 \ x \ 2 \cdots 3\}$$

the value of  $X$  is

$$X = S_i x 10^i \quad \text{where } i = \dots, 2, 1, 0, -1, -2, \dots$$

## 2.4 Binary Number System

Ten different digits 0 – 9 are used to represent numbers in the decimal system. There are only two digits in the binary system, namely, 0 and 1. The numbers in the binary system are represented to the base two and the positional multipliers are the powers of two. The leftmost bit in the binary number is called as the most significant bit (MSB) and it has the largest positional weight. The rightmost bit is the least significant bit (LSB) and has the smallest positional weight.

The binary sequence  $10111_2$  has the decimal equivalent:

$$10111_2$$

$$= 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

$$= 16 + 0 + 4 + 2 + 1$$

$$= 23_{10}$$

$$_{10}$$

The decimal equivalent of the fractional binary sequence can be estimated in the same manner. The exponents are negative powers of two for digits on the right side of the binary point. The binary equivalent of the decimal point is the binary point. Thus the decimal value of the fractional binary sequence  $0.1011_2$  is:

$$\begin{aligned} 0.1011_2 &= 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4} \\ &= 0.5 + 0 + 0.125 + 0.0625 \\ &= 0.6875_{10} \end{aligned}$$

## 2.5 Hexadecimal Number System

Hexadecimal representation of numbers is more efficient in digital applications because it occupies less memory space for storing large numbers. A hexadecimal number is represented using base 16.

16. Hexadecimal or Hex numbers are used as a shorthand form of binary sequence. This system is used to represent data in a more compact manner. In the hexadecimal number system, the binary digits are grouped into sets of 4 and each possible combination of 4 binary digits is given as symbols as follows:

0000=0	1000=8	
0001=1	1001=9	
0010=2	1010=A	
0011=3	1011=B	
0100=4	1100=C	
0101=5	1101=D	
0110=6	1110=E	
0111=7	1111=F	

Since 16 symbols are used, 0 to F, the notation is called hexadecimal. The first ten symbols are the same as in the decimal system, 0 to 9 and the remaining six symbols are taken from the first six letters of the alphabet sequence, A to F. The hexadecimal sequence  $2C_{16}$  has the decimal equivalent:

$$\begin{aligned} &= 2 \times 16^1 + C \times 16^0 \\ &= 32 + 12 \\ &= 44_{10} \end{aligned}$$

The hexadecimal representation is more compact than binary representation. It is very easy to convert between binary and hexadecimal systems. Each hexadecimal digit will correspond to four binary digits because  $2^4 = 16$ . The hexadecimal equivalent of the binary sequence 110010011101<sub>2</sub> is:

$$1100\ 1001\ 1101 = C9D\ C\ 9\ D_{16}$$

## 2.6 Decimal to Binary Conversion

To convert a binary number to a decimal number, it is required to multiply each binary digit by the appropriate power of 2 and add the results. There are two approaches for converting a decimal number to binary format.

### 2.6.1 Repeated Division by 2

Any decimal number divided by 2 will leave a remainder of 0 or 1. Repeated division by 2 will leave a string of 0s and 1s that become the binary equivalent of the decimal number. Suppose it is required to convert the decimal number M into binary form, dividing M by 2 in the decimal system, we will obtain a quotient  $M_1$  and a remainder  $r_1$ , where  $r_1$  can have a value of either 0 or 1.

$$\text{ie., } M = 2 * M_1 + r_1 \quad r_1 = 0 \text{ or } 1$$

Next divide the quotient  $M_1$  by 2. The new quotient will be  $M_2$  and the new remainder  $r_2$ .

$$\text{ie., } M_1 = 2 * M_2 + r_2 \quad r_2 = 0 \text{ or } 1$$

$$\text{so that } M = 2(2 * M_2 + r_2) + r_1$$

$$= 2^2 M_2 + r_2 * 2^1 + r_1 * 2^0$$

Next divide the quotient  $M_2$  by 2. The new quotient will be  $M_3$  and the new remainder  $r_3$ .

$$\begin{aligned}
 \text{i.e., } M_2 &= 2^k M + r \\
 \text{so that } M &= 2 (2^k M + r) \\
 &= 2^2 (2^k M + r) + r \\
 &= 2^3 M + r
 \end{aligned}$$

The above process is repeated until the quotient becomes 0, then

$$M = 1 * 2^k + r$$

$$= 1 * 2^{k-1} + \dots + r$$

$$= 1 * 2^0$$

**Example:**

Convert  $23_{10}$  into its equivalent binary number.



	Quotient	Remainder
23/2	11	1 (LSB)
11/2	5	1
5/2	2	1
2/2	1	0
1/2	0	1 (MSB)

To write the binary equivalent of the decimal number, read the remainders from the bottom upward as:

$$23_{10} \ 23_{10} = 10111_2$$

The number of bits in the binary number is the exponent of the smallest power of 2 that is larger than the decimal number. Consider a decimal number 23. Find the exponent of the smallest power of 2 that is larger than 23.

$$\begin{aligned} 16 &< 23 & & < 32 \\ 2^4 &< 23 & & < 2^5 \end{aligned}$$





Hence, the number 23 has 5 bits as 10111. Consider another example.

Find the number of bits in the binary representation of the decimal number 36 without actually converting into its binary equivalent.

The next immediate large number than 36 that can be represented in powers of 2 is 64.

$$\begin{aligned}32 &< 36 < 64 \\2^5 &< 36 < 2^6\end{aligned}$$

Hence, the number 36 should have 6 bits in its binary representation.

## 2.6.2 Sum of Powers of 2

A decimal number can be converted into a binary number by adding up the powers of 2 and then adding bits as needed to obtain the total value of the number. For example, to convert  $36_{10}$  to binary:

a. Find the largest power of 2 that is smaller than or equal to 36

$$\begin{array}{r}36 \\ 32 \\ \hline \end{array}_{10} \quad {}_{10}$$

b. Set the 32's bit to 1 and subtract 32 from the original number.

$$36 - 32 = 4$$

c. 16 is greater than the remaining total. Therefore, set the 16's bit to 0

d. 8 is greater than the remaining total. Hence, set the 8's bit to 0

e. As the remaining value is itself in powers of 2, set 4's bit to 1 and subtract 4

$$4 - 4 = 0$$

Conversion is complete when there is nothing left to subtract.

Any remaining bits should be set to 0. Hence

$$36 = 100100_2$$

The conversion steps can be given as follows:

$$\begin{array}{r}
 32 \ 16 \ 8 \ 4 \ 2 \ 1 \\
 1 \qquad \qquad \qquad 36-32=4 \\
 32 \ 16 \ 8 \ 4 \ 2 \ 1 \\
 1 \ 0 \ 0 \ 1 \qquad \qquad 4-4=0 \\
 32 \ 16 \ 8 \ 4 \ 2 \ 1 \\
 \qquad \qquad 1 \ 0 \ 0 \ 1 \ 0 \ 0 \quad 36 \qquad \qquad \qquad {}_{10}=100100
 \end{array}$$

## Example:

Convert 91<sub>10</sub> to binary using the sum of powers of 2 method.

The largest power of 2 that is smaller than or equal to 91 is 64.

$$\begin{array}{r}
 64\ 3216\ 8\ 4\ 2\ 1 \\
 1 \qquad\qquad 91-64=27 \qquad\qquad 64\ 3216\ 8\ 4\ 2\ 1 \\
 1\ 0\ 191-(64+16)=11
 \end{array}$$

(Since  $32 > 27$ , set the 32's bit 0 and  $16 < 27$ . set the 16's bit 1)

64 3216 8 4 2 1

$$1 \ 0 \ 1 \ 191 - (64 + 16 + 8) = 3$$

64 3216 8 4 2 1

$$1 \ 0 \ 1 \ 10 \ 1 \quad 91 - (64 + 16 + 8 + 2) = 1$$

64 3216 8 4 2 1

$$\text{Hence} \quad \begin{array}{r} 1 & 0 & 1 & 10 & 1 & 1 \\ & 91 & & & & \\ & & & 10 & & \\ & & & 1 & 0 & 1 \\ & & & 1 & 0 & 1 \\ & & & 1 & 0 & 1 \\ & & & 1 & 0 & 1 \end{array} \quad 91 - (64 + 16 + 8 + 2 + 1) = 0$$

## 2.7 Conversion of fractional decimal to binary

The decimal fractions like  $1/2, 1/4, 1/8$  etc., can be converted into exact binary fractions. Sum of powers method can be applied to these fractions.

$$0.5_{10} = 1 * 2^{-1} = 0.1_2$$

$$0.25_{10} = 0 * 2^{-1} + 1 * 2^{-2} = 0.01_2$$

$$0.125_{10} = 0 * 2^{-1} + 0 * 2^{-2} + 1 * 2^{-3} = 0.001_2$$

The fraction  $5/8 = 4/8 + 1/8 = 1/2 + 1/8$  has the binary equivalent:

$$\begin{aligned} 5/8 &= 1 * 2^{-1} + 0 * 2^{-2} + 1 * 2^{-3} \\ &= 0.101_2 \end{aligned}$$

Exact conversion is not possible for the decimal fractions that cannot be represented in powers of 2. For example,  $0.2_{10}$  cannot be exactly represented by a sum of negative powers of 2. A method of repeated multiplication by 2 has to be used to convert such kind of decimal fractions.

The steps involved in the method of repeated multiplication by 2:

- Multiply the decimal fraction by 2 and note the integer part. The integer part is either 0 or 1.
- Discard the integer part of the previous product. Multiply the fractional part of the previous product by 2. Repeat the first step until the fraction repeats or terminates.

The resulting integer part forms a string of 0s and 1s that become the binary equivalent of the decimal fraction.

**Example:**

Integerpart	
$0.2 \times 2 = 0.4$	0
$0.4 \times 2 = 0.8$	0
$0.8 \times 2 = 1.6$	1
$0.6 \times 2 = 1.2$	1
$0.2 \times 2 = 0.4$	0

(Fraction repeats, the product is the same as in the first step)

Read the integer parts from top to bottom to obtain the equivalent fractional binary number. Hence  $0.2_{10} = 0.00110011\dots_2$

## 2.8 Conversion of Decimal to Hexadecimal

Decimal numbers' conversion to hexadecimal is similar to binary conversion. Decimal numbers can be converted into hexadecimal format by the sum of weighted hex digits method and by repeated division by 16. The sum of weighted hex digits method is suitable for small decimal numbers of maximum 3 digits. The method of repeated division by 16 is preferable for the conversion of larger numbers.

The exponent of the smallest power of 16 that is greater than the given decimal number will indicate the number of hexadecimal digits that will be present in the converted hexadecimal number. For example, the decimal number 948, when converted to hexadecimal number has 3 hexadecimal digits.

$$(16^3 = 4096) > 948 > (16^2 = 256)$$

Hence, the hexadecimal representation of 948 has 3 hex digits.

The conversion process is as follows:

$$\begin{array}{r} 16^2 \quad 16^1 \quad 16^0 \\ 3 \quad \quad \quad \quad 948 - (3 \times 256) = 180 \end{array}$$

$$\begin{array}{r}
 16^2 \quad 16^1 \quad 16^0 \\
 3 \quad B \quad 948 - (3*256 + 11*16) = 4
 \end{array}$$

$$\begin{array}{r}
 16^2 \quad 16^1 \quad 16^0 \\
 3 \quad B \quad 4 \quad 948 - (3*256 + 11*16 + 4) = 0
 \end{array}$$

Hence,  $948_{10} = 3B4_{16}$

The steps involved in the repeated division by 16 to obtain the hexadecimal equivalent are as follows:

- Divide the decimal number by 16 and note the remainder. Express the remainder as a hex digit.
- Repeat the process until the quotient is zero

**Example:**

Process    quotient    remainder

$$\begin{array}{r}
 948 / 16 = 59 \quad 4 \text{ (LSB)} \uparrow \\
 59 / 16 = 3 \quad 11(B) \\
 3 / 16 = 0 \quad 3 \text{ (MSB)} \\
 948_{10} = 3B4_{16}
 \end{array}$$

## 2.9 Octal Representation

An octal number is represented using base 8. Octal representation is just a simple extension of binary and decimal representations but using only the digits 0 to 7. To convert an octal number to a decimal number, it is required to multiply each octal digit by the appropriate power of 8 and add the results.

8

10



## 2.10.1 Sign+magnitude representation

The simplest form of representing a negative integer is the sign+magnitude representation. In a sequence of  $n$  bits, the leftmost bit is used for sign and the remaining  $n-1$  bits are used to hold the magnitude of the integer. Thus in a sequence of 4 bits,

$$\begin{array}{l} 0100 = +4 \\ 1100 = -4 \end{array}$$

As there are several drawbacks in this representation, this method has not been adopted to represent signed integers. There are two representations for 0 in this approach.

$$\begin{array}{ll} 0000 = +0 & 10 \\ 1000 = -0 & 10 \end{array}$$

Hence it is difficult to test for 0, which is an operation performed frequently in computers. Another drawback is that, the addition and subtraction require a consideration of both the sign of the numbers and their relative magnitude, in order to carry out the required operation. This would actually complicate the hardware design of the arithmetic unit of the computer. The most efficient way of representing a signed integer is a 2's-complement representation. In 2's complement method, there is only one representation of 0.

## 2.10.2. 2's-complement representation

This method does not change the sign of the number by simply changing a single bit (MSB) in its representation. The 2's-complement method used with even numbers only is as follows:

- a. Invert all the bits in the binary sequence (i.e., change every 0 to 1 and every 1 to 0 i.e., 1's complement)
- b. Add 1 to the result

This method works well only when the number of bits used by the system is known in the representation of the number. Care should be

taken to pad (fill with zeros) the original value out to the full representation width before applying this algorithm.

**Example:**

In a computer that uses 8-bit representation to store a number, the wrong and right approach to store represent -23 areas follows:

**Wrong approach:**

The binary equivalent of 23 is 10111. Invert all the bits => 01000  
Add 1 to the result => 01001  
Pad with zeros to make 8-bit pattern => 00001001 => +9

**Right approach:**

The binary equivalent of 23 is 10111  
Pad with zeros to make 8-bit pattern => 00010111  
Invert all the bits => 11101000  
Add 1 to the result => 11101001 => -23

### 2.10.3 Manual method to represent signed integers in 2's complement form

This is an easier approach to represent signed integers. This is for -ve numbers only.

Step 1: Copy the bits from right to left, through and including the first 1.

Step 2: Copy the inverse of the remaining bits.

**Example 1:**

To represent -4 in a 4-bit representation:

The binary equivalent of the integer 4 is 0100

As per step 1, copy the bits from right to left, through and including the first 1 => 100

As per step 2, copy the inverse of the remaining bits => 1100 => -4

### **Example 2:**

To represent -23 in an 8-bit representation:

The binary equivalent of 23 is 00010111

As per step 1: 1

As per step 2: 11101001 => -23

### **2.10.4 Interpretation of unsigned and signed integers**

Signed number versus unsigned number is a matter of interpretation. A single binary sequence can represent two different values. For example, consider a binary sequence 11100110.

2

The decimal equivalent of the above sequence when considered as an unsigned integer is:

$11100110_2 = 230_{10}$

The decimal equivalent of the sequence when considered as a signed integer in 2's complement form is:

$11100110_2 = -26_{10}$  (after 2's complement and add negative sign).

When comparing two binary numbers for finding which number is greater, the comparison depends on whether the numbers are considered as signed or unsigned numbers.

**Example:**

X=1001

Y=0011

Is(X>Y)/\* Is this true or false? \*/

It depends on whether X and Y are considered as signed or unsigned. If X and Y are unsigned:

X is greater than Y

If X and Y are signed: X is less than Y.

## 2.10.5 Range of unsigned and signed integers

In a 4-bit system, the range of unsigned integers is from 0 to 15, that is, 0000 to 1111 in binary form. Each bit can have one of two values 0 or 1. Therefore, the total number of patterns of 4 bits will be  $2 \times 2 \times 2 \times 2 = 16$ . In an n-bit system, the total number of patterns will be  $2^n$ . Hence, if n bits are used to represent an unsigned integer value, the range is from 0 to  $2^n - 1$ , that is, there are  $2^n$  different values.

In case of a signed integer, the most significant (leftmost) bit is used to represent a sign. Hence, half of the  $2^n$  patterns are used for positive values and the other half for negative values. The range of positive values is from 0 to  $2^{n-1} - 1$  and the range of negative values is from -1 to  $-2^{n-1}$ . In a 4-bit system, the range of signed integers is from -8 to +7.

## 2.11 Binary Arithmetic

Digital arithmetic usually means binary arithmetic. Binary arithmetic can be performed using both signed and unsigned binary numbers.

### 2.11.1 Binary Addition – Unsigned numbers

When two digits are added, if the result is larger than what can be contained in one digit, a carry digit is generated. For example, if we add 5 and 9, the result will be 14. Since the result cannot fit into a single digit, a carry is generated into a second digit place. When two bits are added it will produce a sum bit and a carry bit. The carry bit may be zero.

**Example:**

$$\begin{array}{r} 0+0=00 \\ 0+1=01 \\ \hline 1+1=10 \end{array}$$

carrybit      sum bit

carrybit      sum bit

The sum bit is the least significant bit (LSB) of the sum of two 1-bit binary numbers and the carry bit holds the value of carry (0 or 1) resulting from the addition of two binary numbers.

### Example1:

Calculate the sum of the numbers, 1100 and 1011:

$$\begin{array}{r} 1100 \\ 1011 \\ \hline 10111 \end{array}$$

Diagram showing the addition of 1100 and 1011. The result is 10111. A bracket under the 1 of 1100 is labeled 'carry bit'. A bracket under the 1 of 10111 is labeled 'sumbits'.

### Example2:

Calculate  $10111 + 10110$

$$\begin{array}{r} & \overline{\text{TTT}} & \text{Carrybits} \\ & 111 & \\ 10111 & & \\ 10110 & & \\ \hline 101101 & & \end{array}$$

In unsigned binary addition, the two operands are called augend and addend. An augend is the number in an addition operation to which another number is added. An addend is the number in an addition operation that is added to another.

### 2.11.2 Binary addition—signed numbers

Signed addition is done in the same way as unsigned addition. The only difference is that, both operands must have the same number of magnitude bits and each must have a sign bit. As we have already seen, in a signed number, the most significant bit (MSB) is a sign bit while the rest of the bits are magnitude bits. When the number is negative, the sign bit is 1 and when the number is positive, the sign bit is 0.

**Example1:**

Add  $+2_{10}$  and  $+5_{10}$  and  $0_{10}$ . Write the operands and the sum as 4-bit signed binary numbers.

$$\begin{array}{r}
 +2 \quad 0010 \\
 +5 \quad 0101 \\
 \hline
 +7 \quad 0111
 \end{array}$$

magnitude bits sign bit

If the result of the operation is positive, we get a positive number in ordinary binary notation.

**Example2:** (Use of 2's complement in signed binary addition)

Add  $-7_{10}$  and  $+5_{10}$  using 4-bit system.

In 2's complement form, -7 is represented as follows:

In binary form, 7 is represented as: 0111

Invert the bits (1 to 0 and 0 to 1) 1 0 0 0

Add 1 1

Hence, -7 in 2's complement form is 1001 (-7)

$$\begin{array}{r}
 +0101(5) \\
 \hline
 1110(-2)
 \end{array}$$

If the result of the operation is negative, we get a negative number in 2's complement form. In some cases, there is a carry bit beyond the end of the word size and this is ignored.

### Example3:

Add  $-4_{10}$   $+4_{10}$ . Use 4-bit system.

$$\begin{array}{r}
 1100 \text{ (-4 in 2's complement form)} \\
 0100 \text{ (+4)} \\
 \hline
 10000 = 0
 \end{array}$$

In the above example, the carry bit goes beyond the end of the word and this can be ignored. In this case both operands are having different signs. There will be no error in the result. On any addition, the result may be larger than can be held in the word size being used and this would result in overflow.

### The overflow condition is based on the rule:

If two numbers are added and if they are either positive or negative, then overflow occurs if and only if the result has the opposite sign.

### Example4:

Add  $(-7_{10}) + (-5_{10})$  using the word size 4.

$$\begin{array}{r}
 1001 \text{ (-7 in 2's complement form)} \\
 1011 \text{ (-5 in 2's complement form)} \\
 \hline
 10100 \text{ (The result is wrong)}
 \end{array}$$

In the above example both operands are negative. But the MSB of the result is 0 that is the result is positive (opposite sign) and hence overflow occurs and the result is wrong.

### 2.11.3 Binary Subtraction

Subtrahend and minuend are the two operands in an unsigned binary subtraction. The minuend is the number in a subtraction operation from which another number is subtracted. The subtrahend is the number that is subtracted from another number. Simple binary subtraction operations are as follows:

0–0	=	0
1–0	=	1
1–1	=	0
10–1	=	1

When subtracting 1 from 0, borrow 1 from the next most significant bit (MSB). When borrowing from the next most significant bit, if it is 1, replace it with 0. If the next most significant bit is 0, you must borrow from a more significant bit that contains 1 and replace it with 0 and all 0s up to that point become 1s.

#### Example 1:

Subtract 1101–1010

$$\begin{array}{r}
 & & & \text{borrow} \\
 & 01 & \blacktriangle \\
 1101 & \text{(minuend)} \\
 -1010 & \text{(subtrahend)} \\
 \hline
 0011
 \end{array}$$

When subtracting the 2<sup>nd</sup> least significant bit (1 in the subtrahend) from 0 (in the minuend), a 1 is borrowed from the more significant bit (3<sup>rd</sup> bit from right in the minuend) and hence  $10 - 1 = 1$ . The 3<sup>rd</sup> least significant bit is made as 0.

**Example2:**

Subtract 1000–101

$$\begin{array}{r}
 011 \quad \text{after borrowing, the minuend will become} \\
 1000 \quad 01110 \\
 -101 \quad 101 \text{(subtrahend)} \\
 \hline
 0011 \quad \text{difference as per the basic operations for subtraction}
 \end{array}$$

To subtract one number (subtrahend) from another (minuend), take the 2's complement of the subtrahend and add it to the minuend.

**Example3:**

Subtract (+2)–(+7) using 4-bit system

$$\begin{array}{r}
 0010 \text{ (+2)} \\
 0111 \text{ (+7)} \\
 1001 \text{ (-7 in 2's complement form)} \\
 \hline
 0010 \text{ (2)} \\
 +1001 \text{ (-7)} \\
 \hline
 1011 \text{ (-5)}
 \end{array}$$

#### Example4:

Subtract(-6)–(+4)using4bitsystem

$$\begin{array}{r} \text{Minuend} \quad \quad \quad -6 \quad 1010 \\ \text{2's complement of the Subtrahend -4} \quad 1100 \\ \hline \end{array}$$
$$\begin{array}{r} 10110 \\ \hline \end{array}$$

Both numbers are represented as negative numbers. While adding them, the result will be :10110. As the word size is 4, the carry bit goes beyond the end of the word and the result is positive as the MSB is 0. This case leads to overflow and hence the result is wrong. The overflow rule works in subtraction also.

#### 2.12 Boolean algebra

Boolean algebra is a mathematical discipline that is used for designing digital circuits in a digital computer. It describes the relation between inputs and outputs of a digital circuit. The name Boolean algebra has been given in honor of an English mathematician George Boole who proposed the basic principles of this algebra. As with any algebra, Boolean algebra makes use of variables and operations (functions). A Boolean variable is a variable having only two possible values such as, **true or false**, or as, **1 or 0**. The basic logical operations are **AND**, **OR** and **NOT**, which are symbolically represented by dot, plus sign, and by overbar/single apostrophe.

#### Example:

$$A \text{ AND } B = A \cdot B \quad A \text{ OR } B$$

$$= A + B$$

$$\text{NOT } A = A' \quad (\text{or } A) \quad \overline{A}$$

A Boolean expression is a combination of Boolean variables, Boolean Constants and the above logical operators. All possible operations in Boolean algebra can be created from these basic logical operators. There are no negative or fractional numbers in Boolean algebra.

The operation AND yields true (binary value 1) if and only if both of its operands are true. The operation OR yields true if either or both of its operands are true. The unary operation NOT inverts the value of its operand. The basic logical operations can be defined in a form known as Truth Table, which is a list of all possible input values and the output response for each input combination.

### 2.12.1 Boolean operators(functions) AND operator

The AND operator is defined in Boolean algebra by the use of the dot(.) operator. It is similar to multiplication in ordinary algebra. The AND operator combines two or more input variables so that the output is true only if all the inputs are true. The truth table for a 2-input AND operator is shown as follows:

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

The above 2-input AND operation is expressed as:  $Y = A \cdot B$  OR operator

The plus sign is used to indicate the OR operator. The OR operator combines two or more input variables so that the output is true if at least one input is true. The truth table for a 2-input OR operator is shown as follows:

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

The above 2-input OR operation is expressed as:  $Y = A + B$

### NOT Operator

The NOT operator has one input and one output. The input is either true or false, and the output is always the opposite, that is, the NOT operator inverts the input. The truth table for a NOT operator where A is the input variable and Y is the output is shown below:

A	Y
0	1
1	0

The NOT operator is represented algebraically by the Boolean expression:  $Y = \bar{A}$

Example: Consider the Boolean equation:  $D = A + (B \cdot C)$

Dis equal to 1 (true) if A is 1 or if (B.C) is 1, that is, B=0 and C=1. Otherwise Dis equal to 0 (false). —

The basic logic functions AND, OR, and NOT can also be combined to make other logic operators.

## NANDoperator

The NAND is the combination of NOT and AND. The NAND is generated by inverting the output of an AND operator. The algebraic expression of the NAND function is:

$$Y = \overline{A \cdot B}$$

The NAND function truth table is shown below:

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

$$A \text{ NAND } B = \text{NOT}(A \text{ AND } B)$$

## NORoperator

The NOR is the combination of NOT and OR. The NOR is generated by inverting the output of an OR operator. The algebraic expression of the NOR function is:

$$Y = \overline{A + B}$$

The NOR function truth table is shown below:

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

$$A \text{ NOR } B = \text{NOT}(A \text{ OR } B)$$

## 2.12.2 Laws of Boolean algebra

Boolean algebra helps to simplify Boolean expressions in order to minimize the number of logic gates in a digital circuit. You will study about logic gates in the forthcoming chapter. This chapter focuses on the theorems of Boolean algebra for manipulating the Boolean expressions in order to simplify them.

### Boolean Identities

#### Law of Complementation

The term complement simply means to change 1 to 0 and 0 to 1. Theorem 1 : If  $A=0$ , then  $\overline{A}=1$

Theorem 2 : If  $A=1$ , then  $\overline{A}=0$

Theorem 3 : The complement to complement of  $A$  is  $A$  itself.

#### A = A $\overline{\overline{A}}$ properties of

**AND operator** Theorem 4 :  $A \cdot 1 = A$

If  $A$  equals 0 and the other input is 1, the output is 0.

If  $A$  equals 1 and the other input is 1, the output is 1.

Thus the output is always equal to the  $A$  input. Theorem 5 :  $A \cdot 0 = 0$

As one input is always 0, irrespective of  $A$ , the output is always 0.

Theorem6 :  $A \cdot A = A$

The output is always equal to the A input. Theorem7 :  $A \cdot A = 0$

Regardless of the value of A, the output is 0.

### **Basic properties of OR operator**

Theorem8 :  $A + 1 = 1$

If A equals 0 and the other input is 1, the output is 1.

If A equals 1 and the other input is 1, the output is 1.

Thus the output is always equal to 1 regardless of what value A takes on.

Theorem9 :  $A + 0 = A$

The output assumes the value of A. Theorem10 :  $A + A = A$

The output is always equal to the A input. Theorem11 :  $A + A = 1$

Regardless of the value of A, the output is 1.

### **2.12.3 Simplification of Boolean expressions**

Before seeing the important theorems used in the simplification of Boolean expressions, some Boolean mathematical concepts need to be understood.

## **Literal**

A literal is the appearance of a variable or its complement in a Boolean expression.

## **Product Term**

A product term in a Boolean expression is a term where one or more literals are connected by AND operators. A single literal is also a product term.

Example:  $AB, AC, \overline{AC},$  and  $\overline{E}$  are the product terms.

## **Minterm**

A minterm is a product term, which includes all possible variables either complemented or uncomplemented. In a Boolean expression of 3 variables,  $x, y,$  and  $z,$  the terms  $xyz, \overline{xyz},$  and  $\overline{x}\overline{y}\overline{z}$  are minterms. But  $xy$  is not a minterm. Minterm is also called as a standard product term.

## **Sumterm**

A sum term in a Boolean expression is a term where one or more literals are connected by OR operators.

Example:  $A + B + D$

## **Maxterm**

A maxterm is a sum term in a Boolean expression, which includes all possible variables in true or complement form. In a Boolean expression of 3 variables,  $x, y,$  and  $z,$  the terms  $x + y + z,$  and  $\overline{x} + \overline{y} + \overline{z}$  are the maxterms. Maxterm is also called as standard sumterm.

## **Sum-of-products(SOP)**

A sum of products expression is a type of Boolean expression where one or more product terms are connected by OR operators.

Example:  $A + AB + ABC$

In an expression of 3 variables, A, B, and C, the expression  $ABC + \overline{ABC} + \overline{ABC}$  is also called as a canonical sum or sum of standard product terms or sum of minterms.

## **Product-of-sums(POS)**

A product of sums is a type of Boolean expression where several sum terms are connected by AND operators.

Example:  $(A+B)(A+B)(A+B)$

A canonical product or product of standard sum terms is a product of sum expression where all the terms are max terms. The above example is a canonical product in a Boolean expression of two variables A and B.

## **Theorem12:CommutativeLaw**

A mathematical operation is commutative if it can be applied to its operands in any order without affecting the result.

Addition and multiplication operations are commutative.

Example:

$$A + B = B + A \quad AB = BA$$

Subtraction is not commutative:

$$A - B \neq B - A$$

There is no subtraction operation in Boolean algebra.

### **Theorem 13: Associative Law**

A mathematical operation is associative if its operands can be grouped in any order without affecting the result. In other words, the order in which one does the OR operation does not affect the result.

$$(A + B) + C = A + (B + C) = (A + C) + B$$

Similarly, the order in which one does the AND operation does not affect the result.

$$(AB)C = A(BC) = (AC)B$$

### **Theorem 14: Distributive Law**

The distributive property allows us to distribute an AND across several OR functions.

Example:

$$A(B+C) = AB + AC$$

The following distributive law is worth noting because it differs from what we would find in ordinary algebra.

$$A + (B \cdot C) = (A + B) \cdot (A + C)$$

The simplest way to prove the above theorem is to produce a truth table for both the right hand side (RHS) and the left hand side (LHS) expressions and show that they are equal.

A	B	C	BC	LHS	A+B	A+C	RHS
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	1	0	0
0	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1
1	0	1	0	1	1	1	1
1	1	0	0	1	1	1	1
1	1	1	1	1	1	1	1

### MinimumSumofProducts

A minimum sum of product expression is one of those sum of products expressions for a Boolean expression that has the fewest number of terms.

Consider the following Boolean Expression:

$$A B C + \bar{A} \bar{B} C + A \bar{B} C + A B \bar{C} + A B \bar{C}$$

Using Associativity Law

$$= (A B C + \bar{A} \bar{B} C) + (\bar{A} B C + A B \bar{C}) + A B \bar{C}$$

$$= AB(C+C) + AB(\bar{C}+\bar{C}) + ABC \bar{C} \text{ Using Theorem 11}$$

$$= AB(1) + AB(\bar{1}) + ABC \text{ Using Theorem 4}$$

$$= AB + AB + ABC$$

— —

The above expression is in the minimum sum of products form. The given Boolean expression can be rewritten as follows using theorem 10.

$$\begin{aligned}
 & ABC + AB\bar{C} + A\bar{B}C + \bar{A}BC + ABC + A\bar{B}\bar{C} + A\bar{B}C + ABC \\
 & = (ABC + A\bar{B}C) + (\bar{A}BC + ABC) + (A\bar{B}\bar{C} + A\bar{B}C) \\
 & = A B (C + \bar{C}) + A \bar{B} (C + C) + \bar{A} \bar{B} (B + B) \\
 & = A B + A \bar{B} + A C
 \end{aligned}$$

The same Boolean expression can be simplified into many minimum sum of products form.

Examples:

### Simplify the following Boolean Expression

$$\begin{aligned}
 & A B C + \bar{A} B \bar{C} \text{ Let } x = A B \text{ and } y \\
 & = C
 \end{aligned}$$

The above Boolean expression becomes  $\underline{x} y + x \underline{y}$

$$\begin{aligned}
 & = x(y + y) \\
 & = x = A B
 \end{aligned}$$

### Prove that $A + AB = A + B$

According to Distributive Law

$$A + AB = (A + A)(\bar{A} + B) = 1 \cdot (\bar{A} + B) = A + B$$

**Simplify the following Boolean Expression**

$$\begin{aligned}& \overline{\overline{A}} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C} + \overline{A} B \overline{C} + A \overline{B} \overline{C} \\&= A C (\overline{B} + \overline{B}) + \overline{A} \overline{B} C + \overline{A} B C \\&= A C + A \overline{B} \overline{C} + \overline{A} B C \\&= A(C + BC) + \overline{ABC} \\&= A(C + B)(\overline{C} + C) + \overline{A} B C \\&= A(C + B) + \overline{A} B C \\&= AC + AB + \overline{ABC} \text{ (one minimal form)}\end{aligned}$$

In the given Boolean Expression, if the second and third terms are grouped, it will give

$$\begin{aligned}& ABC + (ABC + ABC) + ABC \\&= A B C + \overline{A} \overline{B} (\overline{C} + C) + \overline{A} B C \\&= A B C + A \overline{B} + A \overline{B} C \\&= B C (A + \overline{A}) + \overline{A} B \\&= BC + AB \text{ (most minimal form)}\end{aligned}$$

**2.12.4 DeMorgan's Theorems** **Theorem 15:**  $A + B =$

**A B Theorem 16:**  $AB = \overline{\overline{A} + \overline{B}}$

The above identities are the most powerful identities used in Boolean algebra. By constructing the truth tables, the above identities can be proved easily.

**Example:**

Given Boolean function  $f(A, B, C, D) = D\bar{A}B + A\bar{B} + D\bar{A}\bar{C}$ , Find the complement of the Boolean function

$$f(A, B, C, \bar{D}) = D\bar{A}B + A\bar{B} + D\bar{A}\bar{C}$$

Apply De Morgan's Law (theorem 15)

$$= (\bar{D}\bar{A}\bar{B})(\bar{D}\bar{A}\bar{C})$$

Apply De Morgan's Law (theorem 16)

$$= (\bar{D} + \bar{A} + B)(\bar{A} + B)(\bar{D} + \bar{A} + C)$$

In the above problem, the given Boolean function is in the sum of products form and its complement is in the product of sums form.

The De Morgan's theorem says that any logical binary expression remains unchanged if we,

change all variables to their complements  
 change all AND operations to OR operations  
 change all OR operations to AND operations  
 take the complement of the entire expression

A practical operational way to look at De Morgan's theorem is that the inversion of an expression may be broken at any point and the operation at that point replaced by its opposite (i.e., AND replaced by OR or vice versa).

## UNIT - II

### COMBINATIONAL VS SEQUENTIAL

A **combinational** circuit:

- At any time, outputs depends only on inputs
  - Change in inputs changes outputs
- No regard for previous inputs
  - No memory (history)
- Time is ignored!

A **sequential** circuit:

- A combinational circuit with **feedback** through **memory**
  - The stored information at any time defines a **state**
- Outputs depends on inputs and previous inputs
  - Previous inputs are stored as binary information into memory
- Next state depends on inputs and present state

### Half Adder

The circuit that performs addition within the Arithmetic and Logic Unit of the CPU are called adders. A unit that adds two binary digits is called a half adder and the one that adds together three binary digits is called a full adder.

A half adder sums two binary digits to give a sum and a carry. This simple addition consists of four possible operations.

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 1$$

The first three operations produce a single digit sum, while the fourth one produces two digit sum. The higher significant bit in this operation is called a carry. So the carry of the first three operations are '0', where the fourth one produces a carry '1'.


The boolean realization of binary addition is shown in the truth table. Here A and B are inputs to give a sum S and a carry C.

Input		Sum	Minterms Of S	Carry	Minterms of C
A	B	S		C	
0	0	0	-	0	
0	1	1	A.B	0	
1	0	1	0 A.B	0	
1	1	0		1	0 A.B

The boolean functions corresponding to the sum and carry are


$$S = A \cdot B + A \cdot \bar{B} \quad C = A \cdot \bar{B}$$

Which can be realized using logic circuit as,



**Fig. 4.19 Logic Circuit of Half Adder**

which is further simplified as



In a half adder, an AND gate is added in parallel to the XOR gate to generate the carry and sum respectively. The 'sum' column of the truth table represents the output of the XOR gate and the 'carry' column represents the output of the AND gate.

### Full Adder

A half adder logic circuit is a very important component of computing systems. As this circuit cannot accept a carry bit from a previous addition, it is not enough to fully perform additions for binary number greater than 1. In order to achieve this a full adder is required.

A full adder sums three input bits. It consists of three inputs and two outputs. Two of the inputs represent the two significant bits to be added and the third one represents the carry from the previous significant position.

Here A, B referred as the inputs, C1 as carry input from the previous stage, C2 as carry output

and S as sum.

Input			Output	
A	B	C	C	S
0	1	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = \bar{A} \bar{B} C_1 + \bar{A} B \bar{C}_1 + A \bar{B} \bar{C}_1 + A B C_1$$

$$C_2 = \bar{A} B C_1 + A \bar{B} C_1 + A \bar{B} \bar{C}_1 + A B C_1$$

Consider

$$(A \oplus B) \oplus C_1 = (A B + \bar{A} B) \oplus \bar{C}_1$$

$$= (A B + \bar{A} B) C_1 + (A B + \bar{A} B) \bar{C}_1$$

$$= ((A B) (\bar{A} B)) \bar{C}_1 + (A B + \bar{A} B) \bar{C}_1$$

$$= ((A + B) (A + B)) C_1 + (A B + \bar{A} B) \bar{C}_1$$

$$= A \bar{A} C_1 + A B C_1 + \bar{A} \bar{B} C_1 + B \bar{B} C_1 + \bar{A} B \bar{C}_1 + A \bar{B} \bar{C}_1$$

$$(Since, A \bar{A} = B \bar{B} = 0)$$

$$= S$$

Also

$$C_2 = \bar{A} B C_1 + A \bar{B} C_1 + A B \bar{C}_1 + A B C_1$$

$$= (\bar{A} B + A \bar{B}) C_1 + A B (C_1 + \bar{C}_1)$$

$$= (A \oplus B) C_1 + A B$$

Hence

$$S = (A \oplus B) \oplus C_1 \text{ and}$$

$$C_2 = (A \oplus B) C_1 + AB$$


To realize the full adder we need two 2-input XOR, two 2- input AND gates and a 2-input OR gate.

Hence the full adder can be realized as.

Notice that the full adder can be constructed from two half adders and an OR gate.

If the logic circuit outputs are based on the inputs presented at that time, then they are called combinational circuit. The half adder and full adder circuits are the examples for the combinational circuits. On the other hand, if the logic circuit outputs are based on, not only the inputs presented at that time, but also the previous state output, then they are called sequential circuits.

There are two main types of sequential circuits. A synchronous sequential circuit is a system whose output can be defined from its inputs at discrete instant of time. The output of the asynchronous sequential circuit depends upon the order in which its input signals change at any instance of time. The flip-flop circuit is an example of sequential circuit.



## The Flip-Flop

A flip flop is a circuit which is capable of remembering the value which is given as input. Hence it can be used as a basic memory element in a memory device. These circuits are capable of storing one bit of information.

### Basic flip-flops


A flip-flop circuit can be constructed using either two NOR gates or two NAND gates.

A common example of a circuit employing sequential logic is the flip-flop, also called a bi-stable

gate. A simple flip-flop has two stable states. The flip-flop maintains its states indefinitely until an input pulse called a trigger is received. If a trigger is received, the flip-flop outputs change their states according to defined rules, and remain in those states until another trigger is received.

### Flip – Flop Circuit using NOR Gates

By cross-coupling two NOR gates, the basic operation of a flip-flop could be demonstrated. In this circuit the outputs are fed back again to inputs.



**Fig. 4.21 Flip Flop Circuit using NOR Gates**

The flip-flop circuit has two outputs, one for the normal value  $Q$  and another for the complement value  $\bar{Q}$ .

It also has two inputs  $S$  (set) and  $R$  (reset). Here, the previous output states are fed back to determine the current state of the output.

The NOR basic flip-flop circuit operates with inputs normally at '0' unless the state of the flip-flop has to be changed.

As a starting point, we assume  $\bar{S} = 1$  and  $R = 0$ . This makes  $Q = 0$ . This  $Q = 0$  is again given along with  $R = 0$  to make  $Q = 1$ .

ie. when  $S = 1$  and  $R = 0$  make  $Q = 1$  and  $\bar{Q} = 0$ .

When the input  $S$  returns to '0', the output remains the same, because the output  $Q$  remain as '1' and  $\bar{Q}$  as '0'.

We assume  $S = 0$  and  $R = 1$ . This make  $Q = 0$ . This  $Q = 0$  is again given along with  $S = 0$  to make  $Q = 1$ .

ie. when  $S = 0$  and  $R = 1$  make  $Q = 0$  and  $\bar{Q} = 1$ .

When the reset input returns to 0, the outputs do not change, because the output  $Q$  remains as '0' and  $\bar{Q}$  as '1'.

ie. when  $S = 0$  and  $R = 0$  make  $Q = 0$  and  $\bar{Q} = 1$  after  $S = 0$  and  $R = 1$ .

S	R	Q	$\bar{Q}$	
1	0	1	0	
0	0	1	0	(after S = 1 and R = 0)
0	1	0	1	
0	0	0	1	(after S = 0 and R = 1)

When '1' is applied to both S and R, the outputs Q and  $\bar{Q}$  become 0.

These facts violate the output Q and  $\bar{Q}$  are the complements of each other.


In normal operations this condition must be avoided.

Thus a basic flip-flop has two useful states.

When  $Q = 1$  and  $\bar{Q} = 0$ , it is called as set state. When  $Q = 0$  and  $\bar{Q} = 1$ , it is called as reset state.

### Flip – Flop Circuit using NAND Gates

In a similar manner one can realize the basic flip-flop by cross coupling two NAND gates.



**Fig. 4.22 Flip Flop Circuit using NAND Gates**

The corresponding truth table is given as

S	R	Q	$\bar{Q}$	
1	0	0	1	
1	1	0	1	(after S = 1 and R = 0)
0	1	1	0	
1	1	1	0	(after S = 0 and R = 1)

The NAND basic flip-flop circuit operates with inputs normally at '1' unless the state of the flip-flop has to be changed. A momentary '0' to the input S gives  $Q = 1$  and  $\bar{Q} = 0$ . This makes the flip-flop to set state.

After the input S returns to 1, a momentary '0' to the input R gives  $Q = 0$  and  $\bar{Q} = 1$ .


This makes the flip-flop to reset state.

When both the inputs become 0, ie.,  $S = 0$  and  $R = 0$ , both the outputs become 1. This condition must be avoided in the normal operation

There are several kinds of flip-flop circuits, with designators such as D, T, J-K, and R-S. Flip-flop circuits are interconnected to form the logic gates that comprise digital integrated circuits (ICs) such as memory chips and microprocessors.

### D-type Flip-Flops


- Have following inputs:
  - D
  - Clock (CLK)
  - S
  - R
- Have following outputs
  - Q
  - $\bar{Q}$
  - On clock edge, the value on D is transferred to Q and stays there



R and S are used to put device into known state

### JK Flip-flops


- Operation similar to D-type except has two inputs J and K
- When J is HIGH, flip-flop is SET
- When K is HIGH, flip-flop is RESET
- If both J and K are high, output simply TOGGLES




J	K	Next State of Q
0	0	No change
0	1	0
1	0	1
1	1	Toggle

### T Flip-flop

- **T flip-flop:** single-input version of the J-K flip flop, formed by tying both inputs together.
- **Characteristic table.**






T	CLK	$Q(t+1)$	Comments
0	↑	$Q(t)$	No change
1	↑	$Q(t)'$	Toggle

Q	T	$Q(t+1)$
0	0	0
0	1	1
1	0	1
1	1	0

$$Q(t+1) = T \cdot Q' + T' \cdot Q$$

## SEQUENTIAL CIRCUITS

- Two types of sequential circuits:
  - Synchronous:** The behavior of the circuit depends on the input signal at discrete instances of time (also called clocked)
  - Asynchronous:** The behavior of the circuit depends on the input signals at any instance of time and the order of the inputs change
    - A combinational circuit with feedback



The storage elements (memory) used in clocked sequential circuits are called **flip-flops**

- Each flip-flop can store one bit of information 0,1
- A circuit may use many flip-flops; together they define the circuit state
  - Flip-Flops (memory/state) update **only** with the clock

## Decoder

A decoder is a combinational circuit that converts binary information from  $n$  input lines to a maximum of  $2^n$  unique output lines. A decoder does not contain input data. A

encoder is a digital function that produces a reverse operation from that of a decoder.


#### Decoder types

##### 1 Binary $n$ to $2^n$ Decoder

1. 2 to 4 Binary Decoder
2. 3 to 8 Binary Decoder

A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes are different; e.g.  $n$ -to- $2^n$ , BCD decoders. Enable inputs must be on for the decoder to function, otherwise its outputs assume a single "disabled" output code word.


Decoding is necessary in applications such as data multiplexing, 7 segment display and memory address decoding.



**Figure 11.1 Pseudo Block of a Decoder**

#### 1. Binary $n$ to $2^n$ Decoder

A binary decoder has  $n$  inputs and  $2^n$  outputs. Only one output is active at any one time, corresponding to the input value.



**Figure 11.2 Symbol of  $n$  to  $2^n$  Decoder**


#### 1.1 to 4 Binary Decoder

A 2 to 4 decoder consists of two inputs and four outputs, truth table and symbols of which is shown below.

X	Y	F0	F1	F2	F3
0	0	1	0	0	0
0	1	0	1	0	0


1	0	0	0	1	0
1	1	0	0	0	1

**Table 11.1 Truth table of 2 to 4 Binary Decoder**



**Figure 11.3 Symbol of 2 to 4 Decoder**


Note: Each output is a 2-variable minterm ( $X'Y'$ ,  $X'Y$ ,  $XY'$ ,  $XY$ )



**Figure 11.4 Circuit of 2 to 4 Decoder**


## 1.2 3 to 8 Binary Decoder

A 3 to 8 decoder consists of three inputs and eight outputs, truth table and symbols of which is shown below.



**Figure 11.5 Symbol of 3 to 8 Binary Decoder**

X	Y	Z	F0	F1	F2	F3	F4	F5	F6	F7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0



**Figure 11.6 Circuit of 3 to 8 Decoder**

### Implementing Functions Using Decoders

Any  $n$ -variable logic function, in canonical sum-of-minterms form can be implemented using a single  $n$ -to- $2^n$  decoder to generate the minterms, and an OR gate to form the sum.

The output lines of the decoder corresponding to the minterms of the function are used as inputs to the or gate.

Any combinational circuit with  $n$  inputs and  $m$  outputs can be implemented with an  $n$ - to- $2^n$  decoder with  $m$  OR gates.

Suitable when a circuit has many outputs, and each output function is expressed with few minterms.

## ENCODERS


### 2 Encoders

- 1 Binary  $2^n$  to  $n$  Encoder
- 2 Octal to Binary Encoder
- 3 .3 Decimal to Binary Encoder

An encoder is a combinational circuit that performs the inverse operation of a decoder. If a device output code has fewer bits than the input code has, the device is usually called an encoder. e.g.  $2^n$ -to- $n$ , priority encoders.

### 11.2.2.1 Binary $2^n$ to $n$ Encoder

The simplest encoder is a  $2n$ -to- $n$  binary encoder, where it has only one of  $2n$  inputs = 1 and the output is the  $n$ -bit binary number corresponding to the active input.



**Figure 11.7 Symbol of  $2^n$  to  $n$  Binary Encoder**

### 11.2.2.2 Octal to Binary Encoder

Octal-to-Binary take 8 inputs and provides 3 outputs, thus doing the opposite of what the 3-to-8 decoder does. At any one time, only one input line has a value of 1.

I0	I1	I2	I3	I4	I5	I6	I7	Y2	Y1	Y0
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

**Table 11.3 Truth table of Octal-to-Binary Encoder**


For an 8-to-3 binary encoder with inputs I0-I7 the logic expressions of the outputs Y0-Y2 are:

$$Y_0 = I_1 + I_3 + I_5 + I_7$$

$$Y_1 = I_2 + I_3 + I_6 + I_7$$

$$Y_2 = I_4 + I_5 + I_6 + I_7$$

Based on the above equations, we can draw the circuit as shown below



## 2.3 Decimal to Binary Encoder

Decimal-to-Binary take 10 inputs and provides 4 outputs, thus doing the opposite of what the 4-to-10 decoder does. At any one time, only one input line has a value of 1. The figure below shows the truth table of a Decimal-to-binary encoder

I <sub>9</sub>	I <sub>8</sub>	I <sub>7</sub>	I <sub>6</sub>	I <sub>5</sub>	I <sub>4</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>	
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	0	0	0	0	1	0	0
0	0	0	1	0	0	0	0	0	0	0	0	1	1	0
0	0	0	0	1	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	1	0	0	0	0	0	1	0	1	0
0	0	0	0	0	0	1	0	0	0	0	1	1	0	0
0	0	0	0	0	0	0	1	0	0	0	1	0	1	1
0	0	0	0	0	0	0	0	1	0	0	0	1	1	0
0	0	0	0	0	0	0	0	0	1	0	1	0	0	0
0	0	0	0	0	0	0	0	0	0	1	1	0	0	1

From the above truth table , we can derive the functions Y<sub>3</sub>, Y<sub>2</sub>, Y<sub>1</sub> and Y<sub>0</sub> as given below.

$$Y_3 = I_8 + I_9$$


$$Y_2 = I_4 + I_5 + I_6 + I_7$$

$$Y_1 = I_2 + I_3 + I_6 + I_7$$

$$Y_0 = I_1 + I_3 + I_5 + I_7 + I_9$$

## MULTIPLEXER

- A multiplexer is a combinatorial circuit that is given a certain number (usually a power of two) *data inputs*, let us say  $2^n$ , and  $n$  *address inputs* used as a binary number to select one of the data inputs. The multiplexer has a single output, which has the same value as the selected data input.
- Multiplexing means transmitting a large number of information units over a smaller number of channels or lines. A digital multiplexer is a combinational circuit that selects from binary information one of many input lines and directs it to a single output line.
- The selection of a particular input is controlled by a set of selection lines. These circuits are used when a complex logic circuit is shared by number of input




A	B	f
0	0	C0
0	1	C1
1	0	C2
1	1	C3

**Table 12.1 Truth Table of 4 : 1 Multiplexer**

Assume that we have four lines, **C0**, **C1**, **C2** and **C3**, which are to be multiplexed on a single line, **Output (f)**. The four input lines are also known as the **Data Inputs**. Since there are four inputs, we will need two additional inputs to the multiplexer, known as the **Select Inputs**, to select which of the **C** inputs is to appear at the output. Call these select lines **A** and **B**.


The gate implementation of a 4-line to 1-line multiplexer is shown below:



## REGISTERS

- A register is a group of flip-flops.
  - Each flip-flop stores one bit of data;  $n$  flip-flops are required to store  $n$  bits of data.
  - There are several different types of registers available commercially.
  - The simplest design is a register consisting only of flip-flops, with no other gates in the circuit.
- **Loading the register** – transfer of new data into the register.
- The flip-flops share a common clock pulse (frequently using a buffer to reduce power requirements).
- **Output** could be sampled at any time.


- *Clearing* the flip-flop (placing zeroes in all its bit) can be done through a special terminal on the flip-flop



## Shift Registers

- A shift register is a register which can shift its data in one or both directions.
- The simplest shift register simply connects the flip-flops to their respective neighbor with the clock controlling the operation.
- If we wish to shift on some clock pulses but not others, we can inhibit the clock pulses on which we do not to shift.

## Serial Transfer From Register A to Register B



## Serial Transfer

- A digital system is operating in a serial mode when information is transferred and manipulated one bit at a time, with bits transferred out of the source register into the destination register.
- This is different from parallel transfer where all the bits of a register are transferred at once.
- Serial transfer of information from register A to register B is done with shift registers, where the serial output from register A serves as the serial input for register B.

## Serial Transfer – State Table

Timing Pulse	Shift Register A	Shift Register B
Initial value	1 0 1 1	0 0 1 0
After T <sub>1</sub>	1 1 0 1	1 0 0 1
After T <sub>2</sub>	1 1 1 0	1 1 0 0
After T <sub>3</sub>	0 1 1 1	0 1 1 0
After T <sub>4</sub>	1 0 1 1	1 0 1 1



## The Memory Hierarchy

1

Most modern programs can benefit greatly from a large amount of very fast memory. A physical reality, however, is that as a memory device gets larger, it tends to get slower. For example, cache memories are very fast but are also small and expensive. Main memory is inexpensive and large, but is slow.

At the top level of the memory hierarchy are the CPU's general purpose registers. The registers provide the fastest access to data possible on the 80x86 CPU. The register file is also the smallest memory object in the memory hierarchy (with just eight general purpose registers available).

Working our way down, the Level One Cache system is the next highest performance subsystem in the memory hierarchy. On the 80x86 CPUs, the Level One Cache is provided on-chip by Intel and cannot be expanded. The size is usually quite small (typically between 4Kbytes and 32Kbytes), though much larger than the registers available on the CPU chip.

Although the Level One Cache size is fixed on the CPU and you cannot expand it, the cost per byte of cache memory is much lower than that of the registers because the cache contains far more storage than is available in all the combined registers.

The Level Two Cache is present on some CPUs, on other CPUs it is the system designer's task to incorporate this cache (if it is present at all). For example, most Pentium II, III, and IV CPUs have a level two cache as part of the CPU package, but many of Intel's Celeron chips do not<sup>1</sup>. The Level Two Cache is generally much larger than the level one cache (e.g., 256 or 512KBytes versus 16 Kilobytes).

On CPUs where Intel includes the Level Two Cache as part of the CPU package, the cache is not expandable. It is still lower cost than the Level One Cache because we amortize the cost of the CPU across all the bytes in the Level Two Cache.

Below the Level Two Cache system in the memory hierarchy falls the main memory subsystem. This is the general-purpose, relatively low-cost memory found in most computer systems. Typically, this is DRAM or some similar inexpensive memory technology.




Figure 6.1 The Memory Hierarchy

Below main memory is the NUMA category. NUMA, which stands for NonUniform Memory Access is a bit of a misnomer here. NUMA means that different types of memory have different access times. Therefore, the term NUMA is fairly descriptive of the entire memory hierarchy. However, we'll use the term NUMA to describe blocks of memory that are electronically similar to main memory but for one reason or another operate significantly slower than main memory.

A good example is the memory on a video display card. Access to memory on video display cards is often much slower than access to main memory. Other peripheral devices that provide a block of shared memory between the CPU and the peripheral probably have similar access times as this video card example.

Most modern computer systems implement a Virtual Memory scheme that lets them simulate main memory using storage on a disk drive. While disks are significantly slower than main memory, the cost per bit is also significantly lower. Therefore, it is far less expensive (by three orders of magnitude) to keep some data on magnetic storage rather than in main memory.

A Virtual Memory subsystem is responsible for transparently copying data between the disk and main memory as needed by a program.

Virtual Memory, File Storage, and Network Storage are examples of so-called *on-line memory subsystems*. Memory access via these mechanisms is slower than main memory access, but when a program requests data from one of these memory devices, the device is ready and able to respond to the request as quickly as is physically possible. This is not true for the remaining levels in the memory hierarchy.

The Near-Line and Off-Line Storage subsystems are not immediately ready to respond to a program's request for data. An Off-Line Storage system keeps its data in electronic form (usually magnetic or optical) but on media that is not (necessarily) connected to the computer system while the program that needs the data is running. Examples of Off-Line Storage include magnetic tapes, disk cartridges, optical disks, and floppy diskettes. When a program needs data from an off-line medium, the program must stop and wait for someone or something to mount the appropriate media on the computer system.

Hard Copy storage is simply a print-out (in one form or another) of some data. If a program requests some data and that data is present only in hard copy form, someone will have to manually enter the data into the computer. Paper (or other hard copy media) is probably the least expensive form of memory, at least for certain data types.

## MEMORY UNITS

### I. Introduction

- Basic units of Measurement

### II. RAM,ROM,PROM,EPROM

- Storage versus Memory

### III. Auxiliary Storage Devices-Magnetic Tape, Hard Disk, Floppy Disk

### IV. Optical Disks: CD-R Drive, CD-RW disks, DVD, Blue ray Discs

### I. Introduction

The computer system essentially comprises three important parts – input device, central processing unit (CPU) and the output device. The CPU itself is made of three components namely, the arithmetic logic unit (ALU), memory unit, and the control unit.

In addition to these, auxiliary storage/secondary storage devices are used to store data and instructions on a long-term basis.

## Central processing unit




Figure 1: Schematic Representation of a Computer

The objective of this chapter is to introduce the concept of Memory units of the computer which are shown in the above figure as main memory and secondary memory.




Figure 2: Linking Memory with other units

All storage devices are characterized with the following features:

- Speed
- Volatility
- Access method
- Portability
- Cost and capacity

### 1.1 Basic Units of Measurement

All information in the computer is handled using electrical components like the integrated circuits, semiconductors, all of which can recognize only two states – presence or absence of an electrical signal. Two symbols used to represent these two states are 0 and 1, and are known as BITS (an abbreviation for BIrary DiGiTS). 0 represents the absence of a signal, 1 represents the presence of a signal. A BIT is, therefore, the smallest unit of data in a computer and can either store a 0 or 1.

Since a single bit can store only one of the two values, there can possibly be only four unique combinations:

00      01      10      11

Bits are, therefore, combined together into larger units in order to hold greater range of values.

BYTES are typically a sequence of eight bits put together to create a single computer alphabetical or numerical character. More often referred to in larger multiples, bytes may appear as Kilobytes (1,024 bytes), Megabytes (1,048,576 bytes), GigaBytes

(1,073,741,824), TeraBytes (approx. 1,099,511,000,000 bytes), or PetaBytes (approx. 1,125,899,900,000,000 bytes).

Bytes are used to quantify the amount of data digitally stored (on disks, tapes) or transmitted (over the internet), and are also used to measure the memory and document size.

## II. RAM,ROM,PROM,EPROM

The Term Computer Memory is defined as one or more sets of chips that store Data/program instructions, either temporarily or permanently. It is critical processing

component in any computer. The PCs use several different types. They are :

- Main Memory / Primary Memory units

–Two most important are

- RAM(Random Access Memory)
- ROM(Read-only Memory)

–They work in different ways and perform distinct functions

–CPU Registers

–Cache Memory

- Secondary Memory/Auxiliary Memory

Also termed as ‘auxiliary’ or ‘backup’ storage, it is typically used as a supplement to main storage. It is much cheaper than the main storage and stores large amount of data and instructions permanently. Hardware devices like magnetic tapes and disks fall under this category.

Computer’s memory can be classified into two types – RAM and ROM.

- RAM or Random Access Memory is the central storage unit in a computer system. It is the place in a computer where the operating system, application programs and the data in current use are kept temporarily so that they can be accessed by the computer’s processor. The more RAM a computer has, the more data a computer can manipulate.
- Random access memory, also called the Read/Write memory, is the temporary memory of a computer. It is said to be ‘volatile’ since its contents are accessible only as long as the computer is on. The contents of RAM are cleared once the computer is turned off.
- ROM or Read Only Memory is a special type of memory which can only be read and contents of which are not lost even when the computer is switched off. It typically contains manufacturer’s instructions. Among other things, ROM also stores an initial program called the ‘bootstrap loader’ whose function is to start the computer software operating, once the power is turned on.
- Read-only memories can be manufacturer-programmed or user-programmed. While manufacturer-programmed ROMs have data burnt into the circuitry, user- programmed ROMs can have the user load and then store read-only programs. PROM or Programmable ROM is the name given to such ROMs.
- Information once stored on the ROM or PROM chip cannot be altered. However, another type of memory called EPROM (Erasable PROM) allows a user to erase the information stored on the chip and reprogram it with new information. EEPROM (Electrically EPROM) and UVEPROM (Ultra Violet EPROM) are two types of EPROM’s.
- Magnetic medium was found to be fairly inexpensive and long lasting medium and, therefore, became the preferred choice for auxiliary storage. Floppy disks and hard disks fall under this category. The newer forms of storage devices are optical storage

- devices like CDs, DVDs, Pen drive, Zip drive etc.

## VOLATILE MEMORY

The memory is specifically meaning the RAM. This keeps the information for a shorter period of time (usually volatile), is faster and more expensive.

## NON- VOLATILE MEMORY

By Storage we mean the Hard disk. Here the information is retained longer (non-volatile), It's Slower and Cheaper

### III. Auxiliary Storage Devices-Magnetic Tape, Floppy Disk, Hard Disk.

The Magnetic Storage Exploits duality of magnetism and electricity. It converts electrical signals into magnetic charges, captures magnetic charge on a storage medium and then later regenerates electrical current from stored magnetic charge. Polarity of magnetic charge represents bit values zero and one.

#### Magnetic Disk

The Magnetic Disk is Flat, circular platter with metallic coating that is rotated beneath read/write heads. It is a Random access device; read/write head can be moved to any location on the platter.

#### Floppy Disk

These are small removable disks that are plastic coated with magnetic recording material. Floppy disks are typically 3.5" in size (diameter) and can hold 1.44 MB of data. This portable storage device is a rewritable media and can be reused a number of times.

Floppy disks are commonly used to move files between different computers. The main disadvantage of floppy disks is that they can be damaged easily and, therefore, are not very reliable. The following figure shows an example of the floppy disk. Figure 3 shows a picture of the floppy di .




Figure 3: Floppy Disk

#### HARD DISK

Another form of auxiliary storage is a hard disk. A hard disk consists of one or more rigid metal plates coated with a metal oxide material that allows data to be magnetically recorded on the surface of the platters. The hard disk platters spin at a high rate of speed, typically 5400 to 7200 revolutions per minute (RPM). Storage capacities of hard disks for personal computers range from 10 GB to 120 GB (one billion bytes are called a gigabyte).



## IV.Optical Disks: CD-R Drive, CD-RW disks, DVD, Blue ray Disks

Optical Mass Storage Devices Store bit values as variations in light reflection. They have higher area density & longer data life than magnetic storage. They are also Standardized and relatively inexpensive. Their Uses: read-only storage with low performance requirements, applications with high capacity requirements & where portability in a standardized format is needed.

Example of the Optical Drives

- CD's (Compact Disk)

Their storage:

~ 700 MB storage

Their Types:

- CD-ROM (read only)
- CD-R: (record) to a CD
- CD-RW: can write and erase CD to reuse it (re-writable)
- DVD(Digital Video Disk)

### CD:

Compact Disk (CD) is portable disk having data storage capacity between 650-700MB. It can hold large amount of information such as music, full-motion videos, and text etc. It contains digital information that can be read, but cannot be rewritten. Separate drives exist for reading and writing CDs.

Since it is a very reliable storage media, it is very often used as a medium for distributing large amount of information to large number of users. In fact today most of the software is distributed through CDs.

### DVD

Digital Versatile Disk (DVD) is similar to a CD but has larger storage capacity and enormous clarity. Depending upon the disk type it can store several Gigabytes of data (as opposed to around 650MB of a CD). DVDs are primarily used to store music or movies and can be played back on your television or the computer too. They are not rewritable media. Its also termed DVD (Digital Video Disk)

#### DVD-ROM

- Over 4 GB storage (varies with format)
- DVD- ROM (read only)
- Many recordable formats (e.g., DVD-R, DVD-RW; ..)
- Are more highly compact than a CD.
- Special laser is needed to read them

#### Blu-ray Technology

The name is derived from the blue-violet laser used to read and write data. It was developed by the Blu-ray Disc Association with more than 180 members. Some companies with the technology are Dell, Sony, LG. The Data capacity is very large because Blu-ray uses a blue laser(405 nanometers) instead of a red laser(650 nanometers) this allows the data tracks on the disc to be very compact. This allows for more than twice as small pits as on a DVD. Because of the greatly compact data Blu-ray can hold almost 5 times more data than a single layer DVD. Close to 25 GB!. Just like a DVD Blu-ray can also be recorded in Dual-Layer format. This allows the disk to hold up to 50 GB!!

The Variations in the formats are as follows:

- BD-ROM (read-only) - for pre-recorded content
- BD-R (recordable) - for PC data storage
- BD-RW (rewritable) - for PC data storage
- BD-RE (rewritable) - for HDTV recording

## **UNIT -III**

### **Input and Output Devices**

The main function of a computer system is to process data. The data to be processed by the computer must be input to the system and the result must be output back to the external world.

#### **1. Input Devices**

An input device is used to feed data into a computer. For example, a keyboard is an input device. It is also defined as a device that provides communication between the user and the computer. Input devices are capable of converting data into a form which can be recognized by computer. A computer can have several input devices.

#### **Keyboard**

The most common input device is the keyboard. Keyboard consists of a set of typewriter like keys that enable you to enter data into a computer. They have alphabetic keys to enter letters, numeric keys to enter numbers, punctuation keys to enter comma, period, semicolon, etc., and special keys to perform some specific functions. The keyboard detects the key pressed and generates the corresponding ASCII codes which can be recognized by the computer.

#### **Mouse**

Mouse is an input device that controls the movement of the cursor on the display screen. Mouse is a small device, you can roll along a flat surface. In a mouse, a small ball is kept inside and touches the pad through a hole at the bottom of the mouse. When the mouse is moved, the ball rolls. This movement of the ball is converted into signals and sent to the computer. You will need to click the button at the top of the mouse to select an option. Mouse pad is a pad over which you can move a mouse. Mouse is very popular in modern computers.

#### **Scanner**

Scanner is an input device that allows information such as an image or text to be input into a computer. It can read image or text printed on a paper and translate the information into a form that the computer can use. That is, it is used to convert images (photos) and text into a stream of data. They are useful for publishing and multi-media applications.

#### **Bar Code Reader**

The barcode readers are used in places like supermarket, bookshops, etc. A bar code is a pattern printed in lines of different thickness. The bar-code reader scans the information on the bar-codes and transmits to the computer for further processing. The system gives fast and error-free entry of information into the computer.

#### **Digital Camera**

The digital camera is an input device mainly used to capture images. The digital

camera takes a still photograph, stores it and sends it as digital input to the computer. It is a modern and popular input device.

### **Touch Sensitive Screen**

Sensitive Screen is a type of display screen that has a touch-sensitive panel. It is a pointing device that enables the user to interact with the computer by touching the screen. You can use your fingers to directly touch the objects on the screen. The touch screen senses the touch on the object (area pre-defined) and communicate the object selection to the computer.

### **Magnetic Ink Character Recognition (MICR)**

MICR is widely used by banks to process cheques. Human readable numbers are printed on documents such as cheque using a special magnetic ink. The cheque can be read using a special input unit, which can recognize magnetic ink characters. This method eliminates the manual errors. It also saves time, ensures security and accuracy of data.

### **Optical Character Recognition (OCR)**

The OCR technique permits the direct reading of any printed character like MICR but no special ink is required. With OCR, a user can scan a page from a book. The computer will recognize the characters in the page as letters and punctuation marks, and stores. This can be edited using a word processor.

### **Optical Mark Reading and Recognition (OMR)**

In this method special pre-printed forms are designed with boxes which can be marked with a dark pencil or ink. Such documents are read by a reader, which transcribes the marks into electrical pulses which are transmitted to the computer. They are widely used in applications like objective type answer papers evaluation in which large number of candidates appear, time sheets of factory employees etc

### **Light Pen**

A light pen is a pointing device shaped like a pen and is connected to a monitor. The tip of the light pen contains a light- sensitive element which, when placed against the screen, detects the light from the screen enabling the computer to identify the location of the pen on the screen. Light pens have the advantage of ‘drawing’ directly onto the screen, but this can become uncomfortable, and they are not accurate.

### **Magnetic Reader**

- Magnetic reader is an input device which reads a magnetic strip on a card. It is handy and data can be stored and retrieved. It also provides quick identification of the card’s owner.
- All the credit cards, ATM cards (banks), petro cards, etc. stores data in a magnetic strip which can be read easily by the magnetic reader.

## **Smart Cards**

This input device stores data in a microprocessor embedded in the card. This allows information, which can be updated, to be stored on the card. These data can be read and given as input to the computer for further processing. Most of the identification cards use this method to store and retrieve the vital information.

## **Notes Taker**

Notes taker is a device that captures natural handwriting on any surface onto a computer. Using an electronic pen, the **notes taker** displays the user's handwritten notes, memos or drawings on the computer, and stores the image for future use.

## **Microphone**

Microphone serves as a voice input device. It captures the voice data and input to the computer. Using the microphone along with speech recognition software can offer a completely new approach to input information into your computer.

Speech recognition programs, although not yet completely exact, have made great strides in accuracy as well as ease of use. The voice-in or speech recognition approach can almost fully replace the keyboard and mouse. Speech recognition can now open the computer world to those who may have been restricted due to a physical handicap. It can also be a boon for those who have never learned to type

## **2. Output Devices**

Output is anything that comes out of a computer. An output device is capable of presenting information from a computer. There are many output devices attached with the computers. But the monitors and printers are commonly used output devices.

### **Monitors**

Monitor is a commonly used output device, sometimes called as display screen. It provides a visual display of data. Monitors are connected with the computer and are similar in appearance to a television set.

Initially there were only monochrome monitors. But gradually, we have monitors that display colour. Monitors display images and text. The smallest dot that can be displayed is called a pixel (picture element). The resolution of the screen improves as the number of pixels is increased. Most of the monitors have a 4 : 3 width to height ratio. This is called 'aspect ratio'.

The number of pixels that can be displayed vertically and horizontally gives the resolution of the monitor. The resolution of the monitor determines the quality of the display. Some popular resolutions are 640 x 480 pixels, 800 x 600 pixels and 1024 x 768 pixels. A resolution of 1024 x 768 pixels will produce sharper image than 640 x 480 pixels.

## Printers

Printer is an output device that prints text or images on paper or other media (like transparencies). By printing you create what is known as a 'hard copy'. There are different kinds of printers, which vary in their speed and print quality. The two main types of printers are impact printers and non-impact printer

Impact printers include all printers that print by striking an ink ribbon. Impact printers use a print head containing a number of metal pins which strike an inked ribbon placed between the print head and the paper. Line printers, dotmatrix printers are some of the impact printers.

### Characteristics of Impact Printers

- Ø In impact printers, there is physical contact with the paper to produce an image.
- Ø Due to being robust and low cost, they are useful for bulk printing.
  
- Ø Impact printers are ideal for printing multiple copies (that is, carbon copies) because they can easily print through many layers of paper.
- Ø Due to its striking activity, impact printers are very noisy.
- Ø Since they are mechanical in nature, they tend to be slow. Ø Impact printers do not support transparencies.

Non-impact printers are much quieter than impact printers as their printing heads do not strike the paper. Non-impact printers include laser printers, inkjet printers and thermal printers.

### Characteristics of Non-Impact Printers

- Ø Non-impact printers are faster than impact printers because they have fewer moving parts.
- Ø They are quiet than impact printers because there is no striking mechanism involved.
- Ø They posses the ability to change typefaces automatically. Ø These printers produce high-quality graphics
- Ø These printers usually support the transparencies
- Ø These printers cannot print multipart forms because no impact is being made on the paper.

### Line Printer

Line printers are high-speed printers capable of printing an entire line at a time. A line printer can print 150 lines to 3000 lines per minute. The limitations of line printer are they can print only one font, they cannot print graphics, the print quality is low and they are noisy to operate. But it can print large volume of text data very fast compared to the other printers. It is also used to print on multipart stationaries to prepare copies of a document.

### Dot Matrix Printer

The most popular serial printer is the dot matrix printer. It prints one line of 8 or 14

points at a time, with print head moving across a line. They are similar to typewriters. They are normally slow. The printing speed is around 300 characters per second. It uses multipart stationaries to prepare copies of a document.

## Thermal Printer

Thermal printers are printers that produce images by pushing electrically heated pins against special heat-sensitive paper. They are inexpensive and used widely in fax machines and calculators.

Thermal printer paper tends to darken over time due to exposure to sunlight and heat. So the printed matters on the paper fade after a week or two. It also produces a poor quality print.

## Laser Printers

Laser printers use a laser beam and dry powdered ink to produce a fine dot matrix pattern. It can produce very good quality of graphic images. One of the chief characteristics of laser printers is their resolution – how many dots per inch (dpi) they lay down. The available resolutions range from 300 dpi at the low end to around 1200 dpi at the high end.

## Inkjet Printers


Inkjet printers use colour cartridges which combine magenta, yellow and cyan inks to create colour tones. A black cartridge is also used for crisp monochrome output. Inkjet printers work by spraying ionizing ink at a sheet of paper. Magnetized plates in the ink's path direct the ink onto the paper in the described shape.

## INPUT/OUTPUT INTERFACE

Provides a method for transferring information between internal storage (such as memory and CPU registers) and external I/O devices

- Resolves the *differences* between the computer and peripheral devices
  - Peripherals – Electro-mechanical Devices
  - CPU or Memory - Electronic Device
  - Data Transfer Rate
    - » Peripherals - Usually slower
    - » CPU or Memory - Usually faster than peripherals
      - Some kinds of Synchronization mechanism may be needed
  - Unit of Information
    - » Peripherals – Byte, Block, ...
    - » CPU or Memory – Word
  - Data representations may differ


## I/O BUS AND INTERFACE MODULES




### Interface

- Decodes the device address (device code)
- Decodes the commands (operation)
- Provides signals for the peripheral controller
- Synchronizes the data flow and supervises the transfer rate between peripheral and CPU or Memory

## CONNECTION OF I/O BUS



### Connection of I/O Bus to One Interface



## I/O BUS AND MEMORY BUS

### Functions of Buses

\* *MEMORY BUS* is for information transfers between CPU and the MM

\* *I/O BUS* is for information transfers between CPU and I/O devices through their I/O interface

### Physical Organizations

\* Many computers use a common single bus system

for both memory and I/O interface units


- Use one common bus but separate control lines for each function
- Use one common bus with common control lines for both functions

\* Some computer systems use two separate buses,  
one to communicate with memory and the other with I/O interfaces

### I/O Bus

- Communication between CPU and all interface units is via a common I/O Bus
- An interface connected to a peripheral device may have a number of *data registers*, a *control register*, and a *status register*
- A command is passed to the peripheral by sending to the appropriate interface register
- Function code and sense lines are not needed (Transfer of data, control, and status information is always via the common I/O Bus)

### I/O INTERFACE



### ASYNCHRONOUS DATA TRANSFER

- In a computer system, CPU and an I/O interface are designed independently of each other.
- When internal timing in each unit is independent from the other and when registers in interface and registers of CPU uses its own private clock.
- In that case the two units are said to be asynchronous to each other. CPU and I/O device must coordinate for data transfers.

### METHODS USED IN ASYNCHRONOUS DATA TRANSFER

- Strobe Control: This is one way of transfer i.e. by means of strobe pulse supplied by one of the units to indicate to the other unit when the transfer has to occur.
- Handshaking: This method is used to accompany each data item being transferred with a control signal that indicates the presence of data in the bus. The unit receiving the data item responds with another control signal to acknowledge receipt of the data.

## HANDSHAKING



- In case of source initiated data transfer under strobe control method, the source unit has no way of knowing whether destination unit has received the data or not.
- Similarly, destination initiated transfer has no method of knowing whether the source unit has placed the data on the data bus.
- Handshaking mechanism solves this problem by introducing a second control signal that provides a reply to the unit that initiate the transfer.

There are two control lines in handshaking technique:

- Source to destination unit
- Destination to source unit

## SOURCE INITIATED TRANSFER

- Handshaking signals are used to synchronize the bus activities.
- The two handshaking lines are *data valid*, which is generated by the source unit, and *data accepted*, generated by the destination unit.
- The timing diagram shows exchange of signals between two units.




## SOURCE INITIATED TRANSFER USING HANDSHAKING

### The sequence of events:

- ✓ The source unit initiates the transfer by placing the data on the bus and enabling its data valid signal.
- ✓ The data accepted signals is activated by the destination unit after it accepts the data from the bus.
- ✓ The source unit then disables its data valid signal, which invalidates the data on the bus.
- ✓ The destination unit the disables its data accepted signal and the system goes into

its initial state.

## SOURCE INITIATED TRANSFER USING HAND SHAKING




## DESTINATION INITIATED TRANSFER USING HAND SHAKING

In this case the name of the signal generated by the destination unit is *ready for data*.


- The source unit does not place the data on the bus until it receives the *ready for data* signal from the destination unit.
- The handshaking procedure follows the same pattern as in source initiated case. The sequence of events in both the cases is almost same except the *ready for signal* has been converted from *data accepted* in case of source initiated.

DESTINATION INITIATED TRANSFER



Ready for Data


Timing diagram





## ASYNCHRONOUS SERIAL TRANSFER

- Employs special bits which are inserted at both ends of the character code
- Each character consists of three parts; Start bit; Data bits; Stop bits.



A character can be detected by the receiver from the knowledge of 4 rules;

- When data are not being sent, the line is kept in the 1-state (idle state)
- The initiation of a character transmission is detected by a *Start Bit*, which is always a 0
- The character bits always follow the *Start Bit*
- After the last character, a *Stop Bit* is detected when the line returns to the 1-state for at least 1 bit time

The receiver knows in advance the transfer rate of the bits and the number of information bits to expect

## COMMUNICATION INTERFACE

### Transmitter Register


- Accepts a data byte (from CPU) through the data bus
- Transferred to a shift register for serial transmission
- Receives serial information into another shift register
- Complete data byte is sent to the receiver register

### Status Register Bits

- Used for I/O flags and for recording errors
- Control Register Bits
- Define baud rate, no. of bits in each character, whether to generate and check parity,

and no. of stop bits

Block Diagram




Truth table

CS	RS	Oper.	Register selected
0	x	x	None
1	0	WR	Transmitter register
1	1	WR	Control register
1	0	RD	Receiver register
1	1	RD	Status register

## MODES OF TRANSFER

Programmed I/O

- I/O device does not have direct access to memory
- Requires execution of several instructions by the CPU



## INTERRUPT INITIATED IN I/O

- Interrupt – refers to the transfer of control from a currently running program to another service
- program as a result of an external/internal generated request
- CPU detects interrupt from a set flag (when a interface is ready to transfer data)
- Upon detection CPU deviates its attention to another program
- Two types namely vectored interrupt and non vectored interrupt are available

## PRIORITY INTERRUPT

- System that establishes a priority over the various sources to determine which condition is to be serviced first when two or more requests arrive simultaneously
- Polling – used to identify the highest priority source by software means
- Daisy chaining priority – establishing priority consists of serial connection of all devices that request an interrupt
- Devices are placed in the order of highest priority first
- VAD – Vector address in the data bus used by the CPU during the device interrupt cycle.




Fig: Daisy Chain Priority Interrupt

## DIRECT MEMORY ACCESS (DMA)

Transfer of data between a fast storage device and memory is limited by the speed of CPU

- Remove CPU from the path of communication and the technique is DMA
- DMA controller takes over the buses to manage the transfer directly between the I/O device and memory
- Bus Request (BR) – used by the DMA controller to request the CPU to relinquish control of the buses
- CPU activates bus grant to inform the external DMA that the buses are in high impedance state
- Burst transfer – block sequence consisting of memory words is transferred in a continuous bus when DMA controller is the master
- Cycle Stealing – allows DMA controller to transfer one data word at a time after which it must return control of the buses to the CPU


## Input Output Processor

Processor with DMA capability that communicates with I/O devices

- IOP takes care of input and output tasks relieving the CPU from the housekeeping chores involved in I/O transfers

- IOP can fetch and execute its own instructions
- IOP instructions are specifically designed to facilitate I/O transfers

## CPU – IO Processor Communication




## SERIAL COMMUNICATION

Data communication processor – communicates with each terminal through a single pair of wires

- Data and control information are transferred in a serial fashion
- Modems – converts digital signals into audio tones to be transmitted over telephone lines and also
- converts audio tones from the line to digital signals for machine use
- Transmission modes – Simplex, Half-duplex, Full- duplex
- Data link control protocol – set of rules that are followed by interconnecting computers and terminals

## Auxiliary memory

- Main memory contains data and instructions that are in active use
- Auxiliary storage is for data and programs that aren't in active use
  - Usually disk drives or flash memory



### Auxiliary Storage vs. Main Memory

## Auxiliary Storage vs. Main Memory

Auxiliary Storage	Main Memory
Non-volatile ("permanent")	Volatile
Much greater capacity possible ("infinite" expansion)	Limited capacity and expansion possibilities
Much cheaper per MB than RAM	More expensive
Much slower than RAM	Very high speed access

- Auxiliary storage devices and media choices based on
  - Capacity
  - Speed
  - Cost

### Types of Auxiliary Storage

- Auxiliary storage that is always available (like your laptop's hard disk) is called *online storage*
- Removable storage devices (like a CD-ROM or a USB jump drive) are called *offline storage*
- Three broad types of auxiliary storage
  - Sequential Access (Magnetic Tape)
  - Direct Access (Hard Drives / CDs / DVDs)
  - Random Access (Jump Drives / Memory Cards)

- Sequential Access Storage Devices (**SASD**)
  - Data items are organized in a linear sequence
  - Access time is highly variable
    - Items near the beginning of the sequence are accessed quickly, but accessing items near the end may take a long time
- Off-line storage
- Example
  - Magnetic tape

SUCIT

## **MicroComputers**

The term **microcomputer** is generally synonymous with personal computer, or a computer that depends on a microprocessor.

- Microcomputers are designed to be used by individuals, whether in the form of PCs, workstations or notebook computers.
- A microcomputer contains a CPU on a microchip (the microprocessor), a memory system (typically ROM and RAM), a bus system and I/O ports, typically housed in a motherboard.

The invention of microprocessor (single chip CPU) gave birth to the microcomputers. They are several times cheaper than minicomputers.

### **The micro computer classified into 4 categories**

#### **1. Workstations**

- Workstations are also desktop machines mainly used for intensive graphical applications. They have more processor speed than that of personal computers.
- Workstations use sophisticated displays featuring high-resolution colour graphics. Workstations are used for executing numeric and graphic intensive applications such as Computer Aided Design (CAD), simulation of complex systems and visualizing the results of simulation.

#### **2. Personal Computers**

- Today the personal computers are the most popular computer systems simply called PCs. These desktop computers are also known as home computers.
- They are usually easier to use and more affordable than workstations. They are self-contained desktop computers intended for an individual user. Most often used for word processing and small database applications.

#### **3. Laptop Computers**

- Laptop computers are portable computers that fit in a briefcase. **Laptop computers**, also called **notebook computers**, are wonderfully portable and functional, and popular with travelers who need a computer that can go with them.

#### **4. Getting Smaller Still**



**Fig. 1.23 Personal Digital Assistants**

**Pen-based computers** use a pen-like stylus and accept handwritten input directly on a screen.

Pen-based computers are also called **Personal Digital Assistants (PDA)**. Special engineering and hardware design techniques are adopted to make the portable, smaller and lightweight computers.

## **BASIC CONCEPTS OF MICROPROCESSORS**

**Microprocessor:** A silicon chip that contains a CPU. In the world of personal computers, the terms *microprocessor* and CPU are used interchangeably.

- A **microprocessor** is a digital electronic component with miniaturized transistors on a single semiconductor integrated circuit (IC).
- One or more microprocessors typically serve as a central processing unit (CPU) in a computer system or handheld device.
- Microprocessors made possible the advent of the microcomputer.
- At the heart of all personal computers and most working stations sits a microprocessor.
- Microprocessors also control the logic of almost all digital devices, from clock radios to fuel-injection systems for automobiles.
- Three basic characteristics differentiate microprocessors:
- **Instruction set:** The set of instructions that the microprocessor can execute.
- **Bandwidth:** The number of bits processed in a single instruction.
- **Clock speed:** Given in megahertz (MHz), the clock speed determines how many instructions per second the processor can execute

• In both cases, the higher the value, the more powerful the CPU. For example, a 32-bit microprocessor that runs at 50 MHz is more powerful than a 16-bit microprocessor that runs at 25 MHz.

• In addition to bandwidth and clock speed, microprocessors are classified as being either RISC (reduced instruction set computer) or CISC (complex instruction set computer).

➤ Differences between:

- Microcomputer – a computer with a microprocessor as its CPU. Includes memory, I/O etc.
- Microprocessor – silicon chip which includes ALU, register circuits & control circuits
- Microcontroller – silicon chip which includes microprocessor, memory & I/O in a single package.

### **What is a microprocessor?**

The word comes from the combination micro and processor.

- Processor means a device that processes whatever. In this context processor means a device that processes numbers, specifically binary numbers, 0's and 1's.
  - To process means to manipulate. It is a general term that describes all manipulation. Again in this context, it means to

perform certain operations on the numbers that depend on the microprocessor's design.

### **Definition of the Microprocessor**

The microprocessor is a programmable device that takes in numbers, performs on them arithmetic or logical operations according to the program stored in memory and then produces other numbers as a result.

### **Assembly Language**

It is important to remember that a machine language and its associated assembly language are **completely machine dependent**.

- In other words, they are not transferable from one microprocessor to a different one.

## **8085 MICROPROCESSOR**

The salient features of 8085 μpare:

- It is a 8 bit microprocessor.
- It is manufactured with N-MOS technology.
- It has 16-bit address bus and hence can address up to  $2^{16} = 65536$  bytes (64KB) memory locations through A0 to A15.
- The first 8 lines of address bus and 8 lines of data bus are multiplexed AD0–AD7.
- Data bus is a group of 8 lines D0–D7.
- It supports external interrupt request.
- A 16-bit program counter (PC)
- A 16-bit stack pointer (SP)
- Six 8-bit general purpose register arranged in pairs: BC, DE, HL.
- It requires a +5V power supply and operates at 3.2 MHZ single phase clock.
- It is enclosed with 40 pins DIP (Dual in line package).


### **Overview of 8085 microprocessor**

- ¾ 8085 Architecture
- Pin Diagram
- Functional Block Diagram


## DIGITAL NOTES

SUBJECT CODE: 351CS13


SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE



Pin Diagram of 8085



## Signal Groups of 8085



Block Diagram

## Flag Registers

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
S	Z		AC		P		CY

## General Purpose Registers

INDIVIDUAL	B, C, D, E, H, L
COMBININATON	B & C, D & E, H & L

## Memory

- Program, data and stack memories occupy the same memory space. The total addressable memory size is 64KB.
- **Program memory** - program can be located anywhere in memory. Jump, branch and call instructions use 16-bit addresses, i.e. they can be used to jump/branch anywhere within 64KB. All jump/branch instructions use absolute addressing.
- **Data memory** - the processor always uses 16-bit addresses so that data can be placed anywhere.
- **Stack memory** is limited only by the size of memory. Stack grows downward.
- First 64 bytes in zero memory pages should be reserved for vectors used by RST instructions.

## Interrupts

- The processor has 5 interrupts. They are represented below in the order of their priority (from lowest to highest):
  - **INTR** is maskable 8080 A compatible interrupt. When the interrupt occurs the processor fetches from the bus one instruction, usually one of these instructions:
  - One of the 8 RST instructions (RST<sub>0</sub>-RST<sub>7</sub>). The processor saves current program counter to stack and branches to memory location N\*8 (where N is a 3-bit number from 0 to 7 supplied with the RST instruction).
  - **CALL** instruction (3 byte instruction). The processor calls the subroutine, address of which is specified in the second and third bytes of the instruction.
  - **RST5.5** is a maskable interrupt. When this interrupt is received the processor saves the contents of the PC register to stack and branches to 2CH (hexadecimal) address.
  - **RST6.5** is a maskable interrupt. When this interrupt is received the processor saves the contents of the PC register to stack and branches to 34H (hexadecimal) address.
  - **RST7.5** is a maskable interrupt. When this interrupt is received the processor saves the contents of the PC register to stack and branches to 3CH (hexadecimal) address.
  - **TRAP** is a non-maskable interrupt. When this interrupt is received the processor saves the contents of the PC register to stack and branches to 24H (hexadecimal) address.
- All maskable interrupts can be enabled or disabled using EI and DI instructions. RST5.5, RST6.5 and RST7.5 interrupts can be enabled or disabled individually using SIM instruction.

## Reset Signals

- **RESET IN**: When this signal goes low, the program counter (PC) is set to zero, μP is reset and resets the interrupt enable and HLD A flip-flops.
- The data and address buses and the control lines are 3-stated during RESET and

because of a synchronous nature of RESET, the processor internal registers and flags may be altered by RESET with unpredictable results.

- **RESETIN** is a Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay.

Upon power-up, RESETIN must remain low for at least 10ms after minimum  $V_{cc}$  has been reached.

- For proper reset operation after the power-up duration, RESETIN should be kept low a minimum of three clock periods.
- The CPU is held in the reset condition as long as RESETIN is applied. Typical Power-on RESET RC values  $R_1 = 75\text{ k}\Omega$ ,  $C_1 = 1\text{ }\mu\text{F}$ .
- **RESETOUT**: This signal indicates that  $\mu$  is being reset. This signal can be used to reset other devices. The signal is synchronized to the processor clock and lasts an integral number of clock periods.

### Serial communication Signal

- **SID—Serial Input Data Line**: The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
- **SOD—Serial Output Data Line**: The SIM instruction loads the value of bit 7 of the accumulator into SOD latch if bit 6 (SOE) of the accumulator is 1.

### DMA Signals

- **HOLD**: Indicates that another master is requesting the use of the address and data buses. The CPU, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer.
- Internal processing can continue. The processor can regain the bus only after the HOLD is removed.
- When the HOLD is acknowledged, the Address, Data RD, WR and IO/M lines are 3-stated.
- **HLDA: Hold Acknowledge**: Indicates that the CPU has received the HOLD request and that it will relinquish the bus in the next clock cycle.
- HLDA goes low after the Hold request is removed. The CPU takes the bus one half-clock cycle after HLDA goes low.
- **READY**: This signal synchronizes the fast CPU and the slow memory, peripherals.
- If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data.
- If READY is low, the CPU will wait an integral number of clock cycles for READY to go high before completing the read or write cycle.
- READY must conform to specified setup and hold times.

## Registers

- **Accumulator** or A register is an 8-bit register used for arithmetic, logic, I/O and load/store operations.
- **Flag Register** has five 1-bit flags.
- **Sign** - set if the most significant bit of the result is set.
- **Zero** - set if the result is zero.
- **Auxiliary carry** - set if there was a carry out from bit 3 to bit 4 of the result.
- **Parity** - set if the parity (the number of set bits in the result) is even.
- **Carry** - set if there was a carry during addition, or borrow during subtraction/comparison/rotation.

## General Registers

- 8-bit B and 8-bit C registers can be used as one 16-bit BC register pair. When used as a pair the C register contains low-order byte. Some instructions may use BC register as a datapointer.
- 8-bit D and 8-bit E registers can be used as one 16-bit DE register pair. When used as a pair the E register contains low-order byte. Some instructions may use DE register as a datapointer.
- 8-bit H and 8-bit L registers can be used as one 16-bit HL register pair. When used as a pair the L register contains low-order byte. HL register usually contains a datapointer used to reference memory addresses.
- **Stack pointer** is a 16-bit register. This register is always decremented/incremented by 2 during push and pop.
- **Program counter** is a 16-bit register.

## Instruction Set

- 8085 instruction set consists of the following instructions:
- Data moving instructions.
- Arithmetic - add, subtract, increment and decrement.
- Logic - AND, OR, XOR and rotate.
- Control transfer - conditional, unconditional, call subroutine, return from subroutine and restarts.
- Input/Output instructions.
- Other - setting/clearing flag bits, enabling/disabling interrupts, stack operations, etc.

## Addressing mode

- **Register** - references the data in a register or in a register pair.
- **Register indirect** - instruction specifies register pair containing address, where the data is located.

**Direct, Immediate** - 8 or 16-bit data.

# 8085 INSTRUCTIONSET

## 1. DATA TRANSFER INSTRUCTIONS

Opcode	Operand	Description
Copy from source to destination		
MOV	Rd, Rs M, Rs Rd, M	<p>This instruction copies the contents of the source register into the destination register; the contents of the source register are not altered. If one of the operands is a memory location, its location is specified by the contents of the HL registers.</p> <p>Example: MOVB, C or MOVB, M</p>
Move immediate 8-bit		
MVI	Rd, data M, data	<p>The 8-bit data is stored in the destination register or memory. If the operand is a memory location, its location is specified by the contents of the HL registers.</p> <p>Example: MVIB, 57H or MVIM, 57H</p>
Load accumulator		
LDA	16-bit address	<p>The contents of a memory location, specified by a 16-bit address in the operand, are copied to the accumulator. The contents of the source are not altered.</p> <p>Example: LDA 2034H</p>
Load accumulator indirect		
LDAX	B/D Reg. pair	<p>The contents of the designated register pair point to a memory location. This instruction copies the contents of that memory location into the accumulator. The contents of either the register pair or the memory location are not altered.</p> <p>Example: LDAXB</p>
Load register pair immediate		
LXI	Reg. pair, 16-bit data	<p>The instruction loads 16-bit data in the register pair designated in the operand.</p> <p>Example: LXI H, 2034H or LXI H, XYZ</p>
Load H and L registers direct		
LHLD	16-bit address	<p>The instruction copies the contents of the memory location pointed out by the 16-bit address into register L and copies the contents of the next memory location into register H. The contents of source memory locations are not altered.</p> <p>Example: LHLD 2040H</p>
Store accumulator direct		
STA	16-bit address	<p>The contents of the accumulator are copied into the memory locations specified by the operand. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the high-order address.</p> <p>Example: STA 4350H</p>
Store accumulator indirect		
STAX	Reg. pair	<p>The contents of the accumulator are copied into the memory</p>

## DIGITAL NOTES

SUBJECT CODE: 351CS13

SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE

Store H and L registers direct  
SHLD 16-bit address

locations specified by the contents of the operand (register pair). The contents of the accumulator are not altered.  
Example: STAXB

Exchange H and L with D and E  
XCHG none

The contents of register L are restored into the memory location specified by the 16-bit address in the operand and the contents of H register are restored into the next memory location by incrementing the operand. The contents of registers HL are not altered. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the high-order address.

Example: SHLD2470H

Copy H and L registers to the stack pointer  
SPHL none

The instruction loads the contents of the H and L registers into the stack pointer register, the contents of the H register provide the high-order address and the contents of the L register provide the low-order address. The contents of the H and L registers are not altered.

Example: SPHL

Exchange H and L with top of stack  
XTHL none

The contents of the L register are exchanged with the stack location pointed out by the contents of the stack pointer register. The contents of the H register are exchanged with the next stack location (SP+1); however, the contents of the stack pointer register are not altered.

Example: XTHL

Push register pair onto stack  
PUSH Reg. pair

The contents of the register pair designated in the operand are copied onto the stack in the following sequence. The stack pointer register is decremented and the contents of the high-order register (B, D, H, A) are copied into that location. The stack pointer register is decremented again and the contents of the low-order register (C, E, L, flags) are copied to that location.

Example: PUSHB or PUSHA

Pop off stack to register pair  
POP Reg. pair

The contents of the memory location pointed out by the stack pointer register are copied to the low-order register (C, E, L, status flags) of the operand. The stack pointer is incremented by 1 and the contents of that memory location are copied to the high-order register (B, D, H, A) of the operand. The stack pointer register is again incremented by 1.

Example: POPH or POPA

Output data from accumulator to a port with 8-bit address

**OUT      8-bit port address**      The contents of the accumulator are copied into the I/O port specified by the operand.  
Example: OUT F8H

Input data to accumulator from a port with 8-bit address

**IN      8-bit port address**      The contents of the input port designated in the operand are read and loaded into the accumulator.  
Example: IN 8CH

## **2.ARITHMETICINSTRUCTIONS**

<b>Opcode</b>	<b>Operand</b>	<b>Description</b>
<b>Add register or memory to accumulator</b>		
<b>ADD      R</b>		The contents of the operand (register or memory) are added to the contents of the accumulator and the result is stored in the accumulator. If the operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of the addition.
	<b>M</b>	Example: ADD B or ADD M
<b>Add register to accumulator with carry</b>		
<b>ADC      R</b>		The contents of the operand (register or memory) and the Carry flag are added to the contents of the accumulator and the result is stored in the accumulator. If the operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of the addition.
	<b>M</b>	Example: ADC B or ADC M
<b>Add immediate to accumulator</b>		
<b>ADI      8-bit data</b>		The 8-bit data (operand) is added to the contents of the accumulator and the result is stored in the accumulator. All flags are modified to reflect the result of the addition.
		Example: ADI 45H
<b>Add immediate to accumulator with carry</b>		
<b>ACI      8-bit data</b>		The 8-bit data (operand) and the Carry flag are added to the contents of the accumulator and the result is stored in the accumulator. All flags are modified to reflect the result of the addition.
		Example: ACI 45H
<b>Add register pair to H and L registers</b>		
<b>DAD      Reg. pair</b>		The 16-bit contents of the specified register pair are added to the contents of the HL register and the sum is stored in the HL register. The contents of the source register pair are not altered. If the result is larger than 16 bits, the CY flag is set. No other flags are affected.
		Example: DAD H

Subtract register or memory from accumulator

**SUB      R**  
          M

The contents of the operand (register or memory) are subtracted from the contents of the accumulator, and the result is stored in the accumulator. If the operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of the subtraction.

Example: SUB B or SUB M

Subtract source and borrow from accumulator

**SBB      R**  
          M

The contents of the operand (register or memory) and the Borrow flag are subtracted from the contents of the accumulator and the result is placed in the accumulator. If the operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of the subtraction.

Example: SBB B or SBB M

Subtract immediate from accumulator

**SUI      8-bit data**

The 8-bit data (operand) is subtracted from the contents of the accumulator and the result is stored in the accumulator. All flags are modified to reflect the result of the subtraction.

Example: SUI 45H

Subtract immediate from accumulator with borrow

**SBI      8-bit data**

The 8-bit data (operand) and the Borrow flag are subtracted from the contents of the accumulator and the result is stored in the accumulator. All flags are modified to reflect the result of the subtraction.

Example: SBI 45H

Increment register or memory by 1

**INR      R**  
          M

The contents of the designated register or memory are incremented by 1 and the result is stored in the same place. If the operand is a memory location, its location is specified by the contents of the HL registers.

Example: INR B or INR M

Increment register pair by 1

**INX      R**

The contents of the designated register pair are incremented by 1 and the result is stored in the same place.

Example: INXH

Decrement register or memory by 1

DCR      R  
            M

The contents of the designated register or memory are decremented by 1 and the result is stored in the same place. If the operand is a memory location, its location is specified by the contents of the HL registers.

Example: DCR B or DCR M

Decrement register pair by 1

DCX      R

The contents of the designated register pair are decremented by 1 and the result is stored in the same place.

Example: DCX H

Decimal adjust accumulator

DAA      none

The contents of the accumulator are changed from a binary value to two 4-bit binary coded decimal (BCD) digits. This is the only instruction that uses the auxiliary flag to perform the binary to BCD conversion, and the conversion procedure is described below. S, Z, AC, P, CY flags are altered to reflect the result of the operation.

If the value of the low-order 4-bits in the accumulator is greater than 9 or if AC flag is set, the instruction adds 6 to the low-order four bits.

If the value of the high-order 4-bits in the accumulator is greater than 9 or if the Carry flag is set, the instruction adds 6 to the high-order four bits.

Example: DAA

**3.BRANCHINGINSTRUCTIONS**

Opcode	Operand	Description	
Jump unconditionally			
JMP	16-bit address	The program sequence is transferred to the memory location specified by the 16-bit address given in the operand. Example: JMP2034H or	
JMPXYZ	Jump conditionally		
	Operand: 16-bit address		
		The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW as described below. Example: JZ 2034H or JZ	
XYZ	Opcode	Description	Flag Status
JC		Jump on Carry	CY = 1
JNC		Jump on no Carry	CY = 0
JP		Jump on positive	S = 0
JM		Jump on minus	S = 1
JZ		Jump on zero	Z = 1
JNZ		Jump on no zero	Z = 0
JPE		Jump on parity even	P = 1
JPO		Jump on parity odd	P = 0
Unconditional subroutine call			
CALL	16-bit address	The program sequence is transferred to the memory location specified by the 16-bit address given in the operand. Before the transfer, the address of the next instruction after CALL (the contents of the program counter) is pushed onto the stack. Example: CALL 2034H or CALL XYZ	
Call conditionally			
	Operand: 16-bit address		
		The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW as described below. Before the transfer, the address of the next instruction after the call (the	

**ST.JOSEPH COLLEGE OF INFORMATION TECHNOLOGY, SONGEA****DEPARTMENT OF INFORMATION TECHNOLOGY****DIGITAL NOTES****SUBJECT CODE: 351CS13****SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE**

contents of the program counter) is pushed onto the stack. Example: CZ 2034H or CZ XYZ

<b>Opcode</b>	<b>Description</b>	<b>Flag</b>
	<b>Status</b>	
CC = 1	Call on Carry	CY
CNC = 0	Call on no Carry	CY
CP	Call on positive	S = 0
CM	Call on minus	S = 1
CZ = 1	Call on zero	Z
CNZ Z = 0	Call on no zero	
CPE	Call on parity even	P = 1
CPO	Call on parity odd	P = 0

Return from subroutine unconditionally

**RET**      none

The program sequence is transferred from the subroutine to the calling program. The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address.  
Example: RET

Return from subroutine conditionally

Operand: none

The program sequence is transferred from the subroutine to the calling program based on the specified flag of the PSW as described below. The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address.

Example  
: RZ

<b>Opcode</b>	<b>Description</b>	<b>Flag</b>
	<b>Status</b>	
RC	Return on Carry	CY

# ST.JOSEPH COLLEGE OF INFORMATION TECHNOLOGY, SONGEA

## DEPARTMENT OF INFORMATION TECHNOLOGY

### DIGITAL NOTES

SUBJECT CODE: 351CS13

SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE

= 1		
RNC	Return on no Carry	
CY = 0		
RP	Return on positive	S = 0
RM	Return on minus	S = 1
RZ	Return on zero	Z
= 1		
RNZ	Return on no zero	
Z = 0		
RPE	Return on parity even	P = 1
RPO	Return on parity odd	P = 0

Load program counter with HL contents

PCHL none

The contents of registers H and L are copied into the program counter. The contents of H are placed as the high-order byte and the contents of L as the low-order byte.

Example:

PCHL

Restart

RST 0-7

The RST instruction is equivalent to a 1-byte call instruction to one of eight memory locations depending upon the number. The instructions are generally used in conjunction with interrupts and inserted using external hardware. However these can be used as software instructions in a program to transfer program execution to one of the eight locations. The addresses are:

Instruction	Restart Address
RST	0
0000H	RST 1
0008H	RST 2
0010H	RST 3
0018H	RST 4
0020H	RST 5
0028H	RST 6
0030H	RST 7
0038H	

The 8085 has four additional interrupts and these interrupts generate RST instructions internally and thus do not require any external hardware. These instructions and their Restart addresses are:

Interrupt

Restart

Address		
TRAP		
0024H	RST	5.5
002CH	RST	6.5
0034H	RST	7.5
003CH		

**4.LOGICALINSTRUCTIONS**

<b>Opcode</b>	<b>Operand</b>	<b>Description</b>
Compare register or memory with accumulator		
CMP	R M	<p>The contents of the operand (register or memory) are compared with the contents of the accumulator. Both contents are preserved. The result of the comparison is shown by setting the flags of the PSW as follows:</p> <p>if <math>(A) &lt; (\text{reg}/\text{mem})</math>: carry flag is set if <math>(A) = (\text{reg}/\text{mem})</math>: zero flag is set if <math>(A) &gt; (\text{reg}/\text{mem})</math>: carry and zero flags are reset</p> <p>Example: CMP B or CMP M</p>
Compare immediate with accumulator		
CPI	8-bit data	<p>The second byte (8-bit data) is compared with the contents of the accumulator. The values being compared remain unchanged. The result of the comparison is shown by setting the flags of the PSW as follows:</p> <p>if <math>(A) &lt; \text{data}</math>: carry flag is set if <math>(A) = \text{data}</math>: zero flag is set if <math>(A) &gt; \text{data}</math>: carry and zero flags are reset</p> <p>Example: CPI 89H</p>
Logical AND register or memory with accumulator		
ANA	R M	<p>The contents of the accumulator are logically ANDed with the contents of the operand (register or memory), and the result is placed in the accumulator. If the operand is a memory location, its address is specified by the contents of HL registers. S, Z, P are modified to reflect the result of the operation. CY is reset. AC is set.</p> <p>Example: ANA B or ANA M</p>
Logical AND immediate with accumulator		
ANI	8-bit data	<p>The contents of the accumulator are logically ANDed with the 8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of the operation. CY is reset. AC is set.</p> <p>Example: ANI86H</p>

**ST.JOSEPH COLLEGE OF INFORMATION TECHNOLOGY, SONGEA****DEPARTMENT OF INFORMATION TECHNOLOGY****DIGITAL NOTES****SUBJECT CODE: 351CS13****SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE****XRA      R  
            M**

The contents of the accumulator are Exclusive ORed with the contents of the operand (register or memory), and the result is placed in the accumulator. If the operand is a memory location, its address is specified by the contents of HL registers. S, Z, P are modified to reflect the result of the operation. CY and AC are reset.  
Example: XRA B or XRA M

Exclusive OR register or memory with accumulator

Exclusive OR immediate with accumulator

**XRI      8-bit data**

The contents of the accumulator are Exclusive ORed with the 8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of the operation. CY and AC are reset.  
Example: XRI 86H

Logical OR register or memory with accumulator

**ORA      R  
            M**

The contents of the accumulator are logically ORed with the contents of the operand (register or memory), and the result is placed in the accumulator. If the operand is a memory location, its address is specified by the contents of HL registers. S, Z, P are modified to reflect the result of the operation. CY and AC are reset.  
Example: ORA B or ORA M

Logical OR immediate with accumulator

**ORI      8-bit data**

The contents of the accumulator are logically ORed with the 8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of the operation. CY and AC are reset.  
Example: ORI 86H

Rotate accumulator left

**RLC      none**

Each binary bit of the accumulator is rotated left by one position. Bit D7 is placed in the position of D0 as well as in the Carry flag. CY is modified according to bit D7. S, Z, P, AC are not affected.

**ST.JOSEPH COLLEGE OF INFORMATION TECHNOLOGY, SONGEA**  
**DEPARTMENT OF INFORMATION TECHNOLOGY**  
**DIGITAL NOTES**  
**SUBJECT CODE: 351CS13**      **SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE**

Example: RLC

Rotate accumulator right		
RRC	none	Each binary bit of the accumulator is rotated right by one position. Bit D <sub>0</sub> is placed in the position of D <sub>7</sub> as well as in the Carry flag. CY is modified according to bit D <sub>0</sub> . S, Z, P, AC are not affected. Example: RRC
Rotate accumulator left through carry		
Rotate accumulator right through carry		
RAL	none	Each binary bit of the accumulator is rotated left by one position through the Carry flag. Bit D <sub>7</sub> is placed in the Carry flag, and the Carry flag is placed in the least significant position D <sub>0</sub> . CY is modified according to bit D <sub>7</sub> . S, Z, P, AC are not affected. Example: RAL
Complement accumulator		
RAR	none	Each binary bit of the accumulator is rotated right by one position through the Carry flag. Bit D <sub>0</sub> is placed in the Carry flag, and the Carry flag is placed in the most significant position D <sub>7</sub> . CY is modified according to bit D <sub>0</sub> . S, Z, P, AC are not affected. Example: RAR
Complement carry		
CMA	none	The contents of the accumulator are complemented. No flags are affected. Example: CMA
Complement carry		
CMC	none	The Carry flag is complemented. No other flags are affected. Example: CMC
Set Carry		
STC	none	The Carry flag is set to 1. No other flags are affected. Example: STC

**CONTROL INSTRUCTIONS**

**ST.JOSEPH COLLEGE OF INFORMATION TECHNOLOGY, SONGEA****DEPARTMENT OF INFORMATION TECHNOLOGY****DIGITAL NOTES****SUBJECT CODE: 351CS13****SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE**

Opcode	Operand	Description
No operation		
NOP	none	No operation is performed. The instruction is fetched and decoded. However no operation is executed. Example: NOP
Halt and enter wait state		
HLT	none	The CPU finishes executing the current instruction and halts any further execution. An interrupt or reset is necessary to exit from the halt state. Example: HLT
Disable interrupts		
DI	none	The interrupt enable flip-flop is reset and all the interrupts except the TRAP are disabled. No flags are affected. Example:
e: DI	Enable interrupts	
EI	none	The interrupt enable flip-flop is set and all interrupts are enabled. No flags are affected. After a system reset or the acknowledgement of an interrupt, the interrupt enable flip-flop is reset, thus disabling the interrupts. This instruction is necessary to reenable the interrupts (except TRAP). Example: EI
Read interrupt mask		
RIM	none	This is a multipurpose instruction used to read the status of interrupts 7, 5, 6, 5, 5, 5 and read serial data input bit. The instruction loads eight bits in the accumulator with the following interpretations. Example: RIM


# ST.JOSEPH COLLEGE OF INFORMATION TECHNOLOGY, SONGEA

## DEPARTMENT OF INFORMATION TECHNOLOGY

### DIGITAL NOTES

SUBJECT CODE: 351CS13

SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE



Set interruptmask

SIM      none

This is a multipurpose instruction and used to implement the 8085 interrupts 7.5, 6.5, 5.5, and serial data output. The instruction interprets the accumulator contents as follows.  
Example: SIM

## **ASSEMBLY LANGUAGE**

An assembly language is a **low-level programming language** for a computer, or other programmable device, in which there is a very strong (generally one-to-one) correspondence between the language and the architecture's machine code instructions.

### **WRITING ASSEMBLY LANGUAGE PROGRAMMS**

1. Store the data byte 32H into memory location 4000H. MVI A, 52H : Store 32H in the accumulator

STA 4000H : Copy accumulator contents at address 4000H

HLT : Terminate program execution

Program 2:

LXI H : Load HL with 4000H

MVI M : Store 32H in memory location pointed by HL register pair

HLT : Terminate program execution

2. Exchange the contents of memory locations 2000H and 4000H.

Program 1:

LDA 2000H : Get the contents of memory location 2000H into accumulator

MOV B, A : Save the contents into B register

LDA 4000H : Get the contents of memory location 4000H into accumulator

STA 2000H : Store the contents of accumulator at address 2000H

MOV A, B : Get the saved contents back into A register

STA 4000H : Store the contents of accumulator at address 4000H

Program 2:

LXI H 2000H : Initialize HL register pair as a pointer to memory location 2000H.

LXI D 4000H : Initialize DE register pair as a pointer to memory location 4000H.

MOV B, M : Get the contents of memory location 2000H into B register.

LDAX D	: Get the contents of memory location 4000H into A register.
MOV M, A	: Store the contents of A register into memory location 2000H.
MOV A, B	: Copy the contents of B register into accumulator.
STAX D	: Store the contents of A register into memory location 4000H.
HLT	: Terminate program execution.

3. Find the 2's complement of the number stored at memory location 4200H and store the complemented number at memory location 4300H.

*Source program:*

LDA 4200H	: Get the number
CMA	: Complement the number
ADI, 01 H	: Add one in the number
STA 4300H	: Store the result
HLT	: Terminate program execution

4. Add the contents of memory locations 4000H and 4001H and place the result in memory location 4002H.

*Sample problem*

$$(4000H) = 14H$$

$$(4001H) = 89H$$

$$Result = 14H + 89H = 9DH$$

*Source program*

LXI H 4000H : HL points 4000H

MOV A, M : Get first operand

INX H : HL points 4001H

ADD M : Add second operand

INX H : HL points 4002H

MOV M, A : Store result at 4002H

HLT : Terminate program execution

5. Subtract the contents of memory location 4001H from the memory location 2000H and place the

result in memory location 4002H.

Sample problem:

$(4000H) = 51H$

$(4001H) = 19H$

Result  $= 51H - 19H = 38H$

LXI H, 4000H : HL points 4000H

MOV A, M : Get first operand

INX H : HL points 4001H

SUB M : Subtract second operand

INX H : HL points 4002H

MOV M, A : Store result at 4002H.

HLT : Terminate program execution

6. Pack the two unpacked BCD numbers stored in memory locations 4200H and 4201H and store result in memory location 4300H. Assume the least significant digit is stored at 4200H.

Sample problem:

$(4200H) = 04$

$(4201H) = 09$

Result  $= (4300H) = 94$

LDA 4201H : Get the Most significant BCD digit

RLC

RLC

RLC

RLC : Adjust the position of the second digit (09 is changed to 90)

ANI FOH : Make least significant BCD digit zero

MOV C, A : store the partial result

LDA 4200H : Get the lower BCD digit

ADD C : Add lower BCD digit

STA 4300H : Store the result

**HLT** : Terminate program execution

## **PROGRAMMING TECHNIQUES: LOOPING, COUNTING, AND INDEXING**

The examples illustrated in the previous sections are simple and can be solved manually. However, a computer is at its best, surpassing human capability, when it has to repeat such tasks as adding a large set of numbers or copying bytes from one block of memory locations to another. It is fast and accurate.

To perform a given repetitive task, commonly used techniques are looping, counting, and indexing. To add data bytes stored in memory, for example, the following steps are necessary.

### **1. Looping**

In this technique, the program is instructed to execute certain set of instructions repeatedly to execute a particular task number of times.

A loop is set up by using either a conditional Jump or an unconditional Jump as illustrated in Examples.

### **2. Counting.**

This technique allows programmer to count how many times the instruction/set of instructions are executed

The counter is set by loading a count (number of times the task is to be repeated) into a register or a register pair, and the counting is done by decrementing the count every time the loop is repeated. The counter can also be set up to count from 0 to the final count using increment instructions.

### **3. Indexing.**

This technique allows programmer to point or refer the data stored in sequential memory location one by one.

The starting location of the data can be specified by loading the memory address into a register pair and using the register pair as a memory pointer or index.

Eg:

Eg:

### Example 3-5

Find the sum of the values 79H, F5H, and E2H. Put the sum in registers R0 (low byte) and R5 (high byte).

#### Solution:

```

MOV A, #0      ;clear A (A=0)
MOV R5, A      ;clear R5
ADD A, #79H    ;A=0+79H=79H
JNC N_1        ;if no carry, add next number
INC R5         ;if CY=1, increment R5
N_1: ADD A, #0F5H ;A=79+F5=6E and CY=1
JNC N_2        ;jump if CY=0
INC R5         ;If CY=1 then increment R5 (R5=1)
N_2: ADD A, #0E2H ;A=6E+E2=50 and CY=1
JNC OVER       ;jump if CY=0
INC R5         ;if CY=1, increment 5
OVER: MOV R0, A   ;Now R0=50H, and R5=02

```

## ADDRESSING MODES

Every instruction of a program has to operate on a data. The method of specifying the data to be operated by the instruction is called *Addressing*.

The 8085 has the following 5 different types of addressing.

1. Immediate Addressing
2. Direct Addressing
3. Register Addressing
4. Register Indirect Addressing
5. Implied Addressing

### Immediate Addressing

In immediate addressing mode, the data is specified in the instruction itself. The data will be a part of the program instruction. All instructions that have 'I' in their mnemonics are of Immediate addressing type.

Eg. MVI B, 3EH - Move the data 3EH given in the instruction to B register.

### **Direct Addressing**

In direct addressing mode, the address of the data is specified in the instruction. The data will be in memory. In this addressing mode, the program instructions and data can be stored in different memory blocks. This type of addressing can be identified by 16bit address present in the instruction.

*Eg.* LDA

1050H-Load the data available in memory location 1050H in accumulator.

### **Register Addressing**

In register addressing mode, the instruction specifies the name of the register in which the data is available. This type of addressing can be identified by register names (such as 'A', 'B'....) in the instruction.

*Eg.* MOV A, B -Move the content of B register to A register.

### **Register Indirect Addressing**

In register indirect addressing mode, the instruction specifies the name of the register in which the address of the data is available. Here the data will be in memory and the address will be in the register pair. This type of addressing can be identified by letter 'M' present in the instruction.

*Eg.* MOV A, M - The memory data addressed by HL pair is moved to A register.

### **Implied Addressing**

In implied addressing mode, the instruction itself specifies the type of operation and location of data to be operated. This type of instruction does not have any address, register name, immediate data specified along with it.

*Eg.* CMA - Complement the content of accumulator

## **DATA TRANSFER INSTRUCTIONS**

Opcode	Operand	Description
MOV	Rd, Rs	This instruction copies the contents of the source register into the destination register; the contents of the source register are not altered. If one of the operands is a
	M, Rs	
	Rd, M	

memory location, its location is specified by the contents of the HL registers.

Example: MOVB, C or MOVB, M

Move immediate 8-bit

**MVI**      Rd, data  
                M, data

The 8-bit data is stored in the destination register or memory. If the operand is a memory location, its location is specified by the contents of the HL registers.

Example: MVIB, 57H or MVIM, 57H

Load accumulator

**LDA**      16-bit address

The contents of a memory location, specified by a 16-bit address in the operand, are copied to the accumulator. The contents of the source are not altered.

Example: LDA 2034H

Load accumulator indirect

**LDAX**      B/D Reg. pair

The contents of the designated register pair point to a memory location. This instruction copies the contents of that memory location into the accumulator. The contents of either the register pair or the memory location are not altered.

Example: LDAXB

Load register pair immediate

**LXI**      Reg. pair, 16-bit data

The instruction loads 16-bit data in the register pair designated in the operand.

Example: LXI H, 2034H or LXI H, XYZ

Load H and L registers direct

**LHLD**      16-bit address

The instruction copies the contents of the memory location pointed out by the 16-bit address into register L and copies the contents of the next memory location into register H. The contents of source memory locations are not altered.

Example: LHLD 2040H

**STA**      16-bit address

The contents of the accumulator are copied into the memory locations specified by the operand. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the high-order address.

Example: STA 4350H

**STAX**      Reg. pair

The contents of the accumulator are copied into the memory locations specified by the contents of the operand (register pair). The contents of the accumulator are not altered.

Example: STAXB

Store H and L registers direct

**SHLD** 16-bit address

The contents of register L are restored into the memory location specified by the 16-bit address in the operand and the contents of H register are restored into the next memory location by incrementing the operand. The contents of registers H and L are not altered. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the high-order address.

Example: SHLD2470H

Exchange H and L with D and E

**XCHG** none

The contents of register H are exchanged with the contents of register D, and the contents of register L are exchanged with the contents of register E.

Example: XCHG

Copy H and L registers to the stack pointer

**SPHL** none

The instruction loads the contents of the H and L registers into the stack pointer register, the contents of the H register provide the high-order address and the contents of the L register provide the low-order address. The contents of the H and L registers are not altered.

Example: SPHL

Exchange H and L with top of stack

**XTHL** none

The contents of the L register are exchanged with the stack location pointed out by the contents of the stack pointer register. The contents of the H register are exchanged with the next stack location (SP+1); however, the contents of the stack pointer register are not altered.

Example: XTHL

Push registerpair onto stack

**PUSH**      Reg. pair

The contents of the register pair designated in the operand are copied onto the stack in the following sequence. The stack pointer register is decremented and the contents of the high-order register (B,D,H,A) are copied into that location. The stack pointer register is decremented again and the contents of the low-order register (C,E,L,flags) are copied to that location.

Example: **PUSHB** or **PUSHA**

Pop off stack to registerpair

**POP**      Reg. pair

The contents of the memory location pointed out by the stack pointer register are copied to the low-order register (C,E,L, status flags) of the operand. The stack pointer is incremented by 1 and the contents of that memory location are copied to the high-order register (B,D,H,A) of the operand. The stack pointer register is again incremented by 1.

Example: **POPH** or **POPA**

Output data from accumulator to a port with 8-bit address

**OUT**      8-bit port address

The contents of the accumulator are copied into the I/O port

specified by the operand.

Example: **OUT F8H**

Input data to accumulator from a port with 8-bit address

**IN**      8-bit port address

The contents of the input port designated in the operand are read

and loaded into the accumulator.

Example: **IN 8CH**

**ST.JOSEPH COLLEGE OF INFORMATION TECHNOLOGY, SONGEA**  
**DEPARTMENT OF INFORMATION TECHNOLOGY**  
**DIGITAL NOTES**

**SUBJECT CODE: 351CS13**      **SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE**

**ARITHMETIC OPERATIONS**

1. ADD
2. SUB
3. INR
4. DCR

**1.ADD**

- ADD - adds a source operand to the *destination* operand of the **same size**.

Format:

**ADD** *destination,source*

- Source is unchanged; *destination* stores the sum. All the status flags are affected.
- The sizes must match and only one can be a memory location.

*Sample problem*

$(4000H) = 14H$

$(4001H) = 89H$

*Result*     $= 14H + 89H = 9DH$

Source program

LXI H 4000H	: HL points 4000H
MOV A, M	: Get first operand
INX H	: HL points 4001H
ADD M	: Add second operand
INX H	: HL points 4002H
MOV M, A	: Store result at 4002H
HLT	: Terminate program execution

**ST.JOSEPH COLLEGE OF INFORMATION TECHNOLOGY, SONGEA**  
**DEPARTMENT OF INFORMATION TECHNOLOGY**  
**DIGITAL NOTES**

SUBJECT CODE: 351CS13

SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE

## **SUB**

**SUB** - subtracts a *source* operand from the *destination* operand of the same size.

- Format:

**SUB***destination, source*

- Source is unchanged; *destination* stores the difference. All the status flags are affected.
- The sizes must match and only one can be a memory location. Subtract the contents of memory location 4001H from the memory location 2000H and place the result in memory location 4002H.

Sample problem:

$(4000H) = 51H$

$(4001H) = 19H$

Result =  $51H - 19H = 38H$

LXI H, 4000H	: HL points 4000H
MOV A, M	: Get first operand
INX H	: HL points 4001H
SUB M	: Subtract second operand
INX H	: HL points 4002H
MOV M, A	: Store result at 4002H.
HLT	: Terminate program execution

## **INC and DEC**

**INC** – To increase the register address

**DEC** – To decrease the Register address

<b>INC</b>	Reg/Mem	; add 1 to <i>destination's</i> ; contents
<b>DEC</b>	Reg/Mem	; subtract 1 to ; <i>destination's</i> contents

- The operand can be either a register or memory operand.

**ST.JOSEPH COLLEGE OF INFORMATION TECHNOLOGY, SONGEA**  
**DEPARTMENT OF INFORMATION TECHNOLOGY**  
**DIGITAL NOTES**

**SUBJECT CODE: 351CS13**      **SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE**

- All status flags (except Carry) are affected.

## **INC and DEC - Examples**

- Simple examples

INC al ;increment 8-bit register

DEC bx;decrement 16-bit register

INC eax;increment 32-bit register

INC val1;increment memory operand

- Another example

.DATA

myWord WORD 1000h

.CODE

INC myWord ;1001h

MOV bx, myWord

DEC bx ;1000h

## **STACK**

Copy H and L registers to the stack pointer

**SPHL** none The instruction loads the contents of the H and L registers into the stack pointer register, the contents of the H register provide the high-order address and the contents of the L register provide the low-order address. The contents of the H and L registers are not altered.

Example:

SPHL Exchange H and L with top of stack

**XTHL** none Push register pair onto stack

**PUSH** Reg. pair

**ST.JOSEPH COLLEGE OF INFORMATION TECHNOLOGY, SONGEA**  
**DEPARTMENT OF INFORMATION TECHNOLOGY**  
**DIGITAL NOTES**

**SUBJECT CODE: 351CS13**      **SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE**

The contents of the L register are exchanged with the stacklocation pointed out by the contents of the stack pointerregister. The contents of the H register are exchanged withthe next stack location (SP+1); however, the contents of thestack pointer register are not altered.

**Example: XTHL**

The contents of the register pair designated in the operand are copied onto the stack in the following sequence. The stackpointer register is decremented and the contents of the highorderregister(B,D,H,A) are copied into that location.

The stack pointer register is decremented again and the contents of the low-order register(C,E,L,flags) are copied to that location.

**Example: PUSH B or PUSH A**

**POP Reg. pair**

The contents of the memory location pointed out by the stack pointer register are copied to the low-order register (C,E, L, status flags) of the operand. The stack pointer is incremented by 1 and the contents of that memory location are copied to the high-order register (B, D, H, A) of the operand. The stack pointer register is again incremented by

1. Example: POP H or POP A

## **SUBROUTINE**

A subroutine is a group of instructions that will be used repeatedly in different locations of the program. Rather the several times, they can be grouped into a subroutine that is called from different locations.

The 8085 has two instructions.

- 1.The CALL instruction is used to redirect program execution to the subroutine
2. The RET instruction is used to return the execution of the calling routine.

**ST.JOSEPH COLLEGE OF INFORMATION TECHNOLOGY, SONGEA**  
**DEPARTMENT OF INFORMATION TECHNOLOGY**  
**DIGITAL NOTES**

SUBJECT CODE: 351CS13      SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE

**CONDITIONAL CALL AND RETURN INSTRUCTIONS**

**CALL CONDITIONALLY**

Operand: 16-bit address

The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW as described below. Before the transfer, the address of the next instruction after the call (the contents of the program counter) is pushed onto the stack.

Example: CZ 2034 or CZ XYZ

Opcode Description

Flag Status

CC Call on Carry CY = 1

CNC Call on no Carry CY = 0

CP Call on positive S = 0

CM Call on minus S = 1

CZ Call on zero Z = 1

CNZ Call on no zero Z = 0

CPE Call on parity even P = 1

**RETURN FROM SUBROUTINE UNCONDITIONALLY**

RET none The program sequence is CPO Call on parity odd P = 0 transferred from the subroutine to the calling program. The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address.

Example: RET

Return from subroutine conditionally

**ST.JOSEPH COLLEGE OF INFORMATION TECHNOLOGY, SONGEA**  
**DEPARTMENT OF INFORMATION TECHNOLOGY**  
**DIGITAL NOTES**

**SUBJECT CODE: 351CS13**

**SUBJECT NAME: COMPUTER ORGANIZATION AND ARCHITECTURE**

Operand: none

The program sequence is transferred from the subroutine to the calling program based on the specified flag of the PSW asdescribed below. The two bytes from the top of the stack arecopied into the program counter, and program executionbegins at the new address.

Example: RZ

Opcode Description Flag Status

RC Return on Carry CY = 1

RNC Return on no Carry CY = 0

RP Return on positive S = 0

RM Return on minus S = 1

RZ Return on zero Z = 1

RNZ Return on no zero Z = 0

RPE Return on parity even P = 1

RPO Return on parity odd P = 0